From patchwork Thu Aug 4 14:27:12 2022 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Sumit Garg X-Patchwork-Id: 595325 Delivered-To: patch@linaro.org Received: by 2002:a05:7000:b345:0:0:0:0 with SMTP id w5csp483362maz; Thu, 4 Aug 2022 07:28:51 -0700 (PDT) X-Google-Smtp-Source: AA6agR4aGyiMKS4NQRylPcTytH6xKacpoKbLjP+cPJnkTfqKdxQpcLZrJvVd+EZ3xT5C5AqXvzkZ X-Received: by 2002:a05:6638:dcb:b0:33f:8242:4131 with SMTP id m11-20020a0566380dcb00b0033f82424131mr911794jaj.80.1659623330915; Thu, 04 Aug 2022 07:28:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1659623330; cv=none; d=google.com; s=arc-20160816; b=fknyh9eDydD1rwIgA265SEWuQuTwdPr/wOFRaqQWO4KJkOx0tDCxjz6gDsK19aSCqz grG1RA/FZTmq0in35uwUz6fKFdNVP5yCqNJlEDA7T1yhGt9GvvV9AkzPRdgFX/61oo/f XLxrqZSRFWRYmw/4uBt669qjBBFSPsAzPF9+Zv7vvJfiqx/puHHMeB5iqabvDejljZXo MdQ341tFqBICdZpD2xLSls+xgZX/+rkOspW1EqDTGUEtjwtO+oVwxOyN2LuNNLdx9RsE S2gM8mYBIwDgkD+P7Yo5vKkANHXNU7UDICuK0lvsJLeUDEMi29/Jr/dMLJZY22UxHsfk h4Uw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=S+5T3iBBusOu9QspCzeD/s7a5Z45FJtPQGvvUCxoivw=; b=hEAvbhr1q7M9n51OgSZBklP7q2PBE8QSgsQ8l/os/hPk7FXmqek+FaH9djWm7m9Q94 ios5+TEFAlErthOJ4yRhYOuxzFwq5Hk2qi1Gt/Sx0ksDYN4k7gOvit7Cn5ILQS22aaXt hkcYZcHG2VBybNyE3VsPaszIGAQ0G4rRJHC1jz49LnA2c0Qt9+lOPdZeAhWDNIUrmxEr XkqpRmkxH1xKEi+vaDKAvUNQRw+Uh4YsqLvZDqFy6ZnyKZ2aBl66aCkBTvLZLfUWmNgZ 3Hbozrb5EjlBy+ULUZ7VQcW+lS4aBtO20ilAbBXR1OCcjtq6+kVjgY5jMpearAlpgitZ JeJg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WyrMcgxH; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from phobos.denx.de (phobos.denx.de. [2a01:238:438b:c500:173d:9f52:ddab:ee01]) by mx.google.com with ESMTPS id x15-20020a056e021caf00b002dc3137eee9si1236035ill.153.2022.08.04.07.28.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Aug 2022 07:28:50 -0700 (PDT) Received-SPF: pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) client-ip=2a01:238:438b:c500:173d:9f52:ddab:ee01; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WyrMcgxH; spf=pass (google.com: domain of u-boot-bounces@lists.denx.de designates 2a01:238:438b:c500:173d:9f52:ddab:ee01 as permitted sender) smtp.mailfrom=u-boot-bounces@lists.denx.de; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from h2850616.stratoserver.net (localhost [IPv6:::1]) by phobos.denx.de (Postfix) with ESMTP id 3765E8483C; Thu, 4 Aug 2022 16:28:21 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=u-boot-bounces@lists.denx.de Authentication-Results: phobos.denx.de; dkim=pass (2048-bit key; unprotected) header.d=linaro.org header.i=@linaro.org header.b="WyrMcgxH"; dkim-atps=neutral Received: by phobos.denx.de (Postfix, from userid 109) id 34AEA8483C; Thu, 4 Aug 2022 16:28:19 +0200 (CEST) X-Spam-Checker-Version: SpamAssassin 3.4.2 (2018-09-13) on phobos.denx.de X-Spam-Level: X-Spam-Status: No, score=-2.1 required=5.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID,DKIM_VALID_AU,DKIM_VALID_EF,SPF_HELO_NONE,SPF_PASS autolearn=ham autolearn_force=no version=3.4.2 Received: from mail-pj1-x102e.google.com (mail-pj1-x102e.google.com [IPv6:2607:f8b0:4864:20::102e]) (using TLSv1.3 with cipher TLS_AES_128_GCM_SHA256 (128/128 bits)) (No client certificate requested) by phobos.denx.de (Postfix) with ESMTPS id BD12484837 for ; Thu, 4 Aug 2022 16:28:16 +0200 (CEST) Authentication-Results: phobos.denx.de; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: phobos.denx.de; spf=pass smtp.mailfrom=sumit.garg@linaro.org Received: by mail-pj1-x102e.google.com with SMTP id h21-20020a17090aa89500b001f31a61b91dso5447862pjq.4 for ; Thu, 04 Aug 2022 07:28:16 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=S+5T3iBBusOu9QspCzeD/s7a5Z45FJtPQGvvUCxoivw=; b=WyrMcgxH8DdDmRnBG5IgbRpIFju7CQo9qXhYXD7+3adAujdcaOH6miTgcXnQufjFik fOcXlt9SKB0i7uA6T9mrBf0oK8Ks7NPr3KS6DQPidpRfHwyI8VOkkKA7W+/BDwiPHIQz 4W+32oSRSziLrTZUTvw/883+rsxUY8GrThqOfFFNKlJX1ko52Po01YVeat9PrK4e4Toi Fl0r8ueLs/Z7zQOnHSXcSTFZLm4/Xw8Y6lKE0wpDm0jPO1g0FQvYkLDCc+baBjt1Yevd H3arCAfYAyeXVqPkl5pHLwfUEKCMN1X3rBA8RPxyVlYgrRyaoLjwUUO5Sz/avU13cLRT 2vNA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=S+5T3iBBusOu9QspCzeD/s7a5Z45FJtPQGvvUCxoivw=; b=PetPH7Yt62A156nbf4hnydT18M0rXflh4IoVmLyTwqisn6IbSeQ34CE3yOo7gUp+fA CzWWI3vz4cHl905qV1L1zn2SyxMoIECZ9pPJ6YVUo631xgNACrBLftGMUlMi5aM8BgDO oDjnu1vdJEdyAqJvwNjrFSik751h/U47qnuswpe2X/rCPZKcGT3auPTGeBIUBkjVX9yH Xkrdy+VyDVUAAoiUk9LPma9pB7g5KnZ7rwQBDhYHFOALYL/bN7SRslKqP3S3O3GZWFVt J683p0PaSdPn3TKN2Y11GjKcglamg41792ENhP8odOT1VbxmVq+bmqgqYEIN1U7WRW9M l5Ug== X-Gm-Message-State: ACgBeo1kPOBC2d49VD6783G25TIxjPIfqh8JFIOYmdhuYp9ROfi4gUk2 BJal5OlqqYOwguZgVbHi7KtbgaHrdL7Nrw== X-Received: by 2002:a17:903:244c:b0:16e:fa53:a54c with SMTP id l12-20020a170903244c00b0016efa53a54cmr2094303pls.46.1659623294886; Thu, 04 Aug 2022 07:28:14 -0700 (PDT) Received: from localhost.localdomain ([122.162.196.218]) by smtp.gmail.com with ESMTPSA id h185-20020a6253c2000000b0052cdb06c125sm1013549pfb.159.2022.08.04.07.28.08 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 04 Aug 2022 07:28:14 -0700 (PDT) From: Sumit Garg To: u-boot@lists.denx.de Cc: rfried.dev@gmail.com, jorge.ramirez.ortiz@gmail.com, sjg@chromium.org, trini@konsulko.com, stephan@gerhold.net, mario.six@gdsys.cc, dsankouski@gmail.com, robert.marko@sartura.hr, luka.kovacic@sartura.hr, luka.perkov@sartura.hr, jh80.chung@samsung.com, nicolas.dechesne@linaro.org, vinod.koul@linaro.org, mworsfold@impinj.com, lgillham@impinj.com, daniel.thompson@linaro.org, pbrobinson@gmail.com, Sumit Garg Subject: [PATCH 04/13] reset: qcom: Add support for QCS404 SoC reset table Date: Thu, 4 Aug 2022 19:57:12 +0530 Message-Id: <20220804142721.536556-5-sumit.garg@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20220804142721.536556-1-sumit.garg@linaro.org> References: <20220804142721.536556-1-sumit.garg@linaro.org> MIME-Version: 1.0 X-BeenThere: u-boot@lists.denx.de X-Mailman-Version: 2.1.39 Precedence: list List-Id: U-Boot discussion List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: u-boot-bounces@lists.denx.de Sender: "U-Boot" X-Virus-Scanned: clamav-milter 0.103.6 at phobos.denx.de X-Virus-Status: Clean Signed-off-by: Sumit Garg --- drivers/reset/reset-qcom.c | 30 ++++++++++++++++++++++++++++++ 1 file changed, 30 insertions(+) diff --git a/drivers/reset/reset-qcom.c b/drivers/reset/reset-qcom.c index 40f436ede4..94315e76d5 100644 --- a/drivers/reset/reset-qcom.c +++ b/drivers/reset/reset-qcom.c @@ -102,6 +102,35 @@ static const struct qcom_reset_map gcc_qcom_resets[] = { }; #endif +#ifdef CONFIG_TARGET_QCS404EVB +#include +static const struct qcom_reset_map gcc_qcom_resets[] = { + [GCC_GENI_IR_BCR] = { 0x0F000 }, + [GCC_CDSP_RESTART] = { 0x18000 }, + [GCC_USB_HS_BCR] = { 0x41000 }, + [GCC_USB2_HS_PHY_ONLY_BCR] = { 0x41034 }, + [GCC_QUSB2_PHY_BCR] = { 0x4103c }, + [GCC_USB_HS_PHY_CFG_AHB_BCR] = { 0x0000c, 1 }, + [GCC_USB2A_PHY_BCR] = { 0x0000c, 0 }, + [GCC_USB3_PHY_BCR] = { 0x39004 }, + [GCC_USB_30_BCR] = { 0x39000 }, + [GCC_USB3PHY_PHY_BCR] = { 0x39008 }, + [GCC_PCIE_0_BCR] = { 0x3e000 }, + [GCC_PCIE_0_PHY_BCR] = { 0x3e004 }, + [GCC_PCIE_0_LINK_DOWN_BCR] = { 0x3e038 }, + [GCC_PCIEPHY_0_PHY_BCR] = { 0x3e03c }, + [GCC_PCIE_0_AXI_MASTER_STICKY_ARES] = { 0x3e040, 6}, + [GCC_PCIE_0_AHB_ARES] = { 0x3e040, 5 }, + [GCC_PCIE_0_AXI_SLAVE_ARES] = { 0x3e040, 4 }, + [GCC_PCIE_0_AXI_MASTER_ARES] = { 0x3e040, 3 }, + [GCC_PCIE_0_CORE_STICKY_ARES] = { 0x3e040, 2 }, + [GCC_PCIE_0_SLEEP_ARES] = { 0x3e040, 1 }, + [GCC_PCIE_0_PIPE_ARES] = { 0x3e040, 0 }, + [GCC_EMAC_BCR] = { 0x4e000 }, + [GCC_WDSP_RESTART] = {0x19000}, +}; +#endif + static int qcom_reset_assert(struct reset_ctl *rst) { struct qcom_reset_priv *priv = dev_get_priv(rst->dev); @@ -141,6 +170,7 @@ static const struct reset_ops qcom_reset_ops = { static const struct udevice_id qcom_reset_ids[] = { { .compatible = "qcom,gcc-reset-ipq4019" }, + { .compatible = "qcom,gcc-reset-qcs404" }, { } };