From patchwork Fri Sep 29 03:19:46 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: gary guo X-Patchwork-Id: 114482 Delivered-To: patch@linaro.org Received: by 10.140.104.133 with SMTP id a5csp312337qgf; Thu, 28 Sep 2017 20:27:09 -0700 (PDT) X-Received: by 10.99.124.87 with SMTP id l23mr5979820pgn.351.1506655629450; Thu, 28 Sep 2017 20:27:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1506655629; cv=none; d=google.com; s=arc-20160816; b=YTubSJf27e5uXqmyPlvZRA6Tdk2IK1obq8ygTXplNbUl66RmYr1siZmd1/3X+qulu6 iAu3Gg+gauYTGKmWb5r2645pDoRPusRgRuOlRpKujFLETpKsv4tmPBo/CKfI59Q3G9cc 8PM9bkJLtlmQ5M0pPCi/frXhFNOXeKxATzrIe0nkUMHudMv6Z1JQtLmi7cRfhp+QOikR J+/0S0zOSR4ZwJP0hI1iCojzQdZkBZU540VyN5s9O+UW11QD7MhTyCTTsppMDLp4RsUZ tD1f7FEeWBkc/uFMMKBfM/JkAHq6Mp4kE9+DjNtx7f7EMSvgDyeJDaLxa7L1h1jykmTL AuAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version:cc :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:references:in-reply-to:message-id:date :to:from:dkim-signature:delivered-to:arc-authentication-results; bh=Q/mjy2uV3z6H/gFHrDJLmYe9bOJoJ16tHEQ5n7voTc8=; b=IhP+aRoZimY6hDtANY1TItKbHdhyvoajQFArs1OvL1X70mpIuOAquoYOs9cPZVxM0q zQga/JoDYxy+fscS/gD8bcTcbQonGg/MIpKFBxjoXwbShHe2KkGDAT+pfEJWkpzByJdv wAdwkj5dd0NZxbxsouEWu4gyhRj9H7DjoDNZ3IDz58TB5kCrgq05d0Vsl8qSk8y/6mS0 QmZaoxWgPyS4ZscR0IwO2F6L0kJvpgm2QgaL3CI4PghF42QulF07jNSZdByb8wYb5Roe naksEVO3vWmAG25sDk560Q7Fw3lnK3Vqu14+6K9sem56SsQF/Ax3s1Bn13L4CQIekidg dQHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=FRlPxKHv; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from ml01.01.org (ml01.01.org. [2001:19d0:306:5::1]) by mx.google.com with ESMTPS id 1si2501160plk.689.2017.09.28.20.27.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 28 Sep 2017 20:27:09 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) client-ip=2001:19d0:306:5::1; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=FRlPxKHv; spf=pass (google.com: best guess record for domain of edk2-devel-bounces@lists.01.org designates 2001:19d0:306:5::1 as permitted sender) smtp.mailfrom=edk2-devel-bounces@lists.01.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from [127.0.0.1] (localhost [IPv6:::1]) by ml01.01.org (Postfix) with ESMTP id 99F1D21F2AF65; Thu, 28 Sep 2017 20:23:52 -0700 (PDT) X-Original-To: edk2-devel@lists.01.org Delivered-To: edk2-devel@lists.01.org Received-SPF: Pass (sender SPF authorized) identity=mailfrom; client-ip=2607:f8b0:400e:c00::22d; helo=mail-pf0-x22d.google.com; envelope-from=heyi.guo@linaro.org; receiver=edk2-devel@lists.01.org Received: from mail-pf0-x22d.google.com (mail-pf0-x22d.google.com [IPv6:2607:f8b0:400e:c00::22d]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by ml01.01.org (Postfix) with ESMTPS id DC1FE20945BD0 for ; Thu, 28 Sep 2017 20:23:51 -0700 (PDT) Received: by mail-pf0-x22d.google.com with SMTP id l188so58877pfc.6 for ; Thu, 28 Sep 2017 20:27:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=SONwR6b3hI7RT3XsR+jXry8c29U1r5xWCBJ7Konsg0M=; b=FRlPxKHv8WiDiBAVUJMEf+pDKh+CBMsC/YGURfRl6eAA7ezqz+3kbroSfOkFHjb49j VggZ7AwfuJ38NN2Oddm1CNLPfk9rfq7+49tnqCMT0KC/nw33bquk6qt9i4iphIC/TVIY BZKiN7gVJ2dsZT8jveSbNrmhJ3Eok6uZ0F29o= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=SONwR6b3hI7RT3XsR+jXry8c29U1r5xWCBJ7Konsg0M=; b=pqeDG2TAK/yjgx4kQikvEklUpIQTOs+I/k5RP6QPDVOiQ82VKNUwDmzcxsBCMr+gfX gS1uc5YBpuSZyCpEw80Z4282oBXjCXwEXRHFTeWVesBv9xGNuDmyHxFqKSvU2aOMa8fc S1I1SbJBnATke19BTrDSpCKOlubR4Gsqp7f5pnsRR6kbTdX8x3pjxThGc5XDUP2Id3Gk AUP0Bhr7S6tfmFkmGU8NBxagNvMqEHfdHIknZsdJktAdls9CC/N8o3Zu8P6Gkh/yfQxK 8OZT8LEEP4AoKIoAjBrWnbm6bBd2KhB8dG8CoxH5XcDtkJp5qJG9KxLHPUvIMG6A+7Yt O4Qw== X-Gm-Message-State: AHPjjUgkDxwA+ZvVtzqy9Ygw0iz2ErM9ZHx79jPbvN/bLPlcPooDwHJI jxJwIXmlaTS1gFQC37DCcloL5QgZf5A= X-Google-Smtp-Source: AOwi7QDgjaGB2Zcs7LgMkavUFlvW76mwCJMEyt6CkhbFreU+LtbODPKDFofc6F7lFNzMhwM+4DrmIA== X-Received: by 10.98.18.199 with SMTP id 68mr6228368pfs.94.1506655626943; Thu, 28 Sep 2017 20:27:06 -0700 (PDT) Received: from localhost.localdomain ([119.145.15.121]) by smtp.gmail.com with ESMTPSA id g16sm5094376pfd.6.2017.09.28.20.27.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 28 Sep 2017 20:27:06 -0700 (PDT) From: Heyi Guo To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, edk2-devel@lists.01.org, graeme.gregory@linaro.org Date: Fri, 29 Sep 2017 11:19:46 +0800 Message-Id: <1506655190-56231-8-git-send-email-heyi.guo@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1506655190-56231-1-git-send-email-heyi.guo@linaro.org> References: <1506655190-56231-1-git-send-email-heyi.guo@linaro.org> Subject: [edk2] [PATCH edk2-platforms v5 07/11] D05/PCIe: Modify PcieRegionBase of secondary chip X-BeenThere: edk2-devel@lists.01.org X-Mailman-Version: 2.1.22 Precedence: list List-Id: EDK II Development List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Cc: huangming23@huawei.com, ard.biesheuvel@linaro.org, zhangjinsong2@huawei.com, Heyi Guo , wanghuiqiang@huawei.com, guoheyi@huawei.com, waip23@126.com, mengfanrong@huawei.com MIME-Version: 1.0 Errors-To: edk2-devel-bounces@lists.01.org Sender: "edk2-devel" From: Ming Huang On D05 PCIe now, 2p NA PCIe2 and 2p NB PCIe0's pci domain addresses are 0x20000000 and 0x30000000 based. These addresses overlap with the DDR memory range 0-1G. In this situation, on the inbound direction, our pcie will drop the DDR address access that are located in the pci range window and lead to a dataflow error. Modify 2p NA PCIe2 and 2p NB PCIe0's pci domain addresses to 0x40000000 and decrease PciRegion Size accordingly. Contributed-under: TianoCore Contribution Agreement 1.1 Signed-off-by: Ming Huang Signed-off-by: Heyi Guo Reviewed-by: Leif Lindholm --- Platform/Hisilicon/D05/D05.dsc | 12 ++++++------ Silicon/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl | 8 ++++---- 2 files changed, 10 insertions(+), 10 deletions(-) -- 1.9.1 _______________________________________________ edk2-devel mailing list edk2-devel@lists.01.org https://lists.01.org/mailman/listinfo/edk2-devel diff --git a/Platform/Hisilicon/D05/D05.dsc b/Platform/Hisilicon/D05/D05.dsc index 01defe0..64101a7 100644 --- a/Platform/Hisilicon/D05/D05.dsc +++ b/Platform/Hisilicon/D05/D05.dsc @@ -329,12 +329,12 @@ gHisiTokenSpaceGuid.PcdHb1Rb0PciRegionSize|0xbf0000 gHisiTokenSpaceGuid.PcdHb1Rb1PciRegionBaseAddress|0x400a9400000 gHisiTokenSpaceGuid.PcdHb1Rb1PciRegionSize|0xbf0000 - gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionBaseAddress|0x20000000 - gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionSize|0xd0000000 + gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionBaseAddress|0x40000000 + gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionSize|0xb0000000 gHisiTokenSpaceGuid.PcdHb1Rb3PciRegionBaseAddress|0x400ab400000 gHisiTokenSpaceGuid.PcdHb1Rb3PciRegionSize|0xbf0000 - gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionBaseAddress|0x30000000 - gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionSize|0xc0000000 + gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionBaseAddress|0x40000000 + gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionSize|0xb0000000 gHisiTokenSpaceGuid.PcdHb1Rb5PciRegionBaseAddress|0x40000000 gHisiTokenSpaceGuid.PcdHb1Rb5PciRegionSize|0xb0000000 gHisiTokenSpaceGuid.PcdHb1Rb6PciRegionBaseAddress|0x408aa400000 @@ -352,9 +352,9 @@ gHisiTokenSpaceGuid.PcdHb0Rb7CpuMemRegionBase|0x8B9800000 gHisiTokenSpaceGuid.PcdHb1Rb0CpuMemRegionBase|0x400A8400000 gHisiTokenSpaceGuid.PcdHb1Rb1CpuMemRegionBase|0x400A9400000 - gHisiTokenSpaceGuid.PcdHb1Rb2CpuMemRegionBase|0x65020000000 + gHisiTokenSpaceGuid.PcdHb1Rb2CpuMemRegionBase|0x65040000000 gHisiTokenSpaceGuid.PcdHb1Rb3CpuMemRegionBase|0x400AB400000 - gHisiTokenSpaceGuid.PcdHb1Rb4CpuMemRegionBase|0x75030000000 + gHisiTokenSpaceGuid.PcdHb1Rb4CpuMemRegionBase|0x75040000000 gHisiTokenSpaceGuid.PcdHb1Rb5CpuMemRegionBase|0x79040000000 gHisiTokenSpaceGuid.PcdHb1Rb6CpuMemRegionBase|0x408AA400000 gHisiTokenSpaceGuid.PcdHb1Rb7CpuMemRegionBase|0x408AB400000 diff --git a/Silicon/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl b/Silicon/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl index 79267e5..55c7f50 100644 --- a/Silicon/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl +++ b/Silicon/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl @@ -646,10 +646,10 @@ Scope(_SB) Cacheable, ReadWrite, 0x0, // Granularity - 0x20000000, // Min Base Address + 0x40000000, // Min Base Address 0xefffffff, // Max Base Address 0x65000000000, // Translate - 0xd0000000 // Length + 0xb0000000 // Length ) QWordIO ( ResourceProducer, @@ -766,10 +766,10 @@ Scope(_SB) Cacheable, ReadWrite, 0x0, // Granularity - 0x30000000, // Min Base Address + 0x40000000, // Min Base Address 0xefffffff, // Max Base Address 0x75000000000, // Translate - 0xc0000000 // Length + 0xb0000000 // Length ) QWordIO ( ResourceProducer,