From patchwork Fri Apr 20 10:39:13 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thierry Escande X-Patchwork-Id: 133869 Delivered-To: patch@linaro.org Received: by 10.46.66.142 with SMTP id h14csp113317ljf; Fri, 20 Apr 2018 03:39:23 -0700 (PDT) X-Google-Smtp-Source: AIpwx48eUzFGwlC9hViZMqdfB553VdurqPqk/ltg+0A9bioQHOPholcQ+dRRd1e5mpFu5DyUk9ie X-Received: by 10.167.128.140 with SMTP id v12mr9182443pff.177.1524220763047; Fri, 20 Apr 2018 03:39:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1524220763; cv=none; d=google.com; s=arc-20160816; b=Y8n0ZUE+t0gVzHBHK8g9z5Uk+s9hwi9H7KKHuS/hfGYfrGpA44EqiWafNjeTUepBvs N5AX9AknryNZ8vWv3na8BqRXIeI3GMDbGjKu0GNnEffJB86XvIEph3nkjWPuYpuPro4k PEYVlmK6fHGx62AIeVyMZPWR1JlSFfVhVqk7J7I6aYMeIHf7ljm1rGI24XUQbtY1dl5w x7M6ZZntZweJoj8NCWJJI23tDDRcLqv4lagFvSF0hLYUkcRfDMOoNALhhPo1o+w3KYcr 7J6Quo8nndfbOgOIpwH2TTAmpU8m9I3d4FUHg9B4MRh90Kfl5F1YA7+ptpJsDSzRTHwz ptEQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfert-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature :arc-authentication-results; bh=oG3MyfpZ3Hsy6PxawU96SlXycDgTb2RXaOEgmnwaL4U=; b=FnxLpxbSXZAizIBCB26iE+l3OMjJnQP8MKsTZQC1mGRO9tMiF2IErHdd6cL3UkBXA4 F41aJu0uXAiaKyNupRtUCFt7DWtXKAXmTPu+qCbk2UKhPU1pMljhQa1M3XXywK4SLkkd w04iOBNrsezry41MS37WLo/HIFGV9anmE5w29rP/mrvztX5FPO/uYR0QS9YN1dZHGyOk e3pmK/tby4bohcCYYJrdi28CzJ0/TGvvIZwdxfRu+s38/AqK67y/gliP5B1cAo9KQ+zj SG6aSDTNX4nWujUE7vguM2eHs4+2FH68LpFGbX7v7/zJzdu4ySFrxW/RzQ+0VYvl5141 1anw== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=i7yr7RqV; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e187si604585pgc.127.2018.04.20.03.39.22; Fri, 20 Apr 2018 03:39:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=i7yr7RqV; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754551AbeDTKjV (ORCPT + 6 others); Fri, 20 Apr 2018 06:39:21 -0400 Received: from mail-wr0-f194.google.com ([209.85.128.194]:36378 "EHLO mail-wr0-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754541AbeDTKjT (ORCPT ); Fri, 20 Apr 2018 06:39:19 -0400 Received: by mail-wr0-f194.google.com with SMTP id m26-v6so3850932wrb.3 for ; Fri, 20 Apr 2018 03:39:19 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfert-encoding; bh=gf7W9ONkU0UHz+qDAKhT3YI/2cjwYhke7jdQDs16CDQ=; b=i7yr7RqVcgmnMMU8+px/HjofXbi+hLWomV3EiPyKHjtE+lLyLSAXz3lO+lHX5iBZgr 04KEkJO8ycTFhWhSVohscgkiLfpTw3MLKP/cWOyiaqmUNGMxeEiHwrysvB2+PAMCwJCz VdbrP4gujFPuNPt46aaYRwCkKTMKJAxMDgwVk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfert-encoding; bh=gf7W9ONkU0UHz+qDAKhT3YI/2cjwYhke7jdQDs16CDQ=; b=ZueOOGaJQ16Fz6h0UwHRhOh5TCwxcdZrKfvylAKR8I8GtdiwWKsdQ2/cHSSSjfoZzp 9v6j5ZKBa/FAJNUXbqYTDPTUMSyLzdLynXG0/wuZt4IWXCJFJSfR9UboBRc9s68AIpno BWoiSkMG07u5RcvmQxdZoJqOUKcimcA42HzSFDSGeMKqoBAj1Kfw3+0IrKVZ6iStK7Mz HBWihTMsjo68TyESmE5A/pHnjfGDe73j/vPAacyxx0RY766yBdGbeGuXdA1Zb71+EVnr VXcwYQJ9x69mhNc3y6q41GOgp8ay0Hl6mdzJC3jaNoTzWYJxFKLAGEWVRReYms1a8wKH S/4w== X-Gm-Message-State: ALQs6tAlGn6bc3VwrjWnaa1PJtG/vOmAL5J8t9dslId3VdKIDctIkAnd xa49dO539AJtHXJmtgXPqRZE8Q== X-Received: by 10.28.4.4 with SMTP id 4mr1433078wme.23.1524220758531; Fri, 20 Apr 2018 03:39:18 -0700 (PDT) Received: from localhost.localdomain (aig34-1-88-167-228-121.fbx.proxad.net. [88.167.228.121]) by smtp.gmail.com with ESMTPSA id k11sm1402266wmi.35.2018.04.20.03.39.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 20 Apr 2018 03:39:17 -0700 (PDT) From: Thierry Escande To: Andy Gross , David Brown Cc: Rob Herring , linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] ARM: dts: qcom-apq8064: fix gic_irq_domain_translate warnings Date: Fri, 20 Apr 2018 12:39:13 +0200 Message-Id: <20180420103913.10133-1-thierry.escande@linaro.org> X-Mailer: git-send-email 2.14.1 MIME-Version: 1.0 Content-Transfert-Encoding: 8bit Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Remove the usage of IRQ_TYPE_NONE to fix loud warnings from patch (83a86fbb5b56b "irqchip/gic: Loudly complain about the use of IRQ_TYPE_NONE"). Signed-off-by: Thierry Escande --- arch/arm/boot/dts/qcom-apq8064.dtsi | 52 ++++++++++++++++++------------------- 1 file changed, 26 insertions(+), 26 deletions(-) -- 2.14.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 5341a39c0392..f26613ffc9e7 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -444,7 +444,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x12450000 0x100>, <0x12400000 0x03>; - interrupts = <0 193 0x0>; + interrupts = <0 193 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI1_UART_CLK>, <&gcc GSBI1_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -456,7 +456,7 @@ pinctrl-1 = <&i2c1_pins_sleep>; pinctrl-names = "default", "sleep"; reg = <0x12460000 0x1000>; - interrupts = <0 194 IRQ_TYPE_NONE>; + interrupts = <0 194 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI1_QUP_CLK>, <&gcc GSBI1_H_CLK>; clock-names = "core", "iface"; #address-cells = <1>; @@ -484,7 +484,7 @@ pinctrl-0 = <&i2c2_pins>; pinctrl-1 = <&i2c2_pins_sleep>; pinctrl-names = "default", "sleep"; - interrupts = <0 196 IRQ_TYPE_NONE>; + interrupts = <0 196 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI2_QUP_CLK>, <&gcc GSBI2_H_CLK>; clock-names = "core", "iface"; #address-cells = <1>; @@ -508,7 +508,7 @@ pinctrl-1 = <&i2c3_pins_sleep>; pinctrl-names = "default", "sleep"; reg = <0x16280000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI3_QUP_CLK>, <&gcc GSBI3_H_CLK>; clock-names = "core", "iface"; @@ -534,7 +534,7 @@ pinctrl-1 = <&i2c4_pins_sleep>; pinctrl-names = "default", "sleep"; reg = <0x16380000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI4_QUP_CLK>, <&gcc GSBI4_H_CLK>; clock-names = "core", "iface"; @@ -556,7 +556,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x1a240000 0x100>, <0x1a200000 0x03>; - interrupts = <0 154 0x0>; + interrupts = <0 154 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI5_UART_CLK>, <&gcc GSBI5_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -565,7 +565,7 @@ gsbi5_spi: spi@1a280000 { compatible = "qcom,spi-qup-v1.1.1"; reg = <0x1a280000 0x1000>; - interrupts = <0 155 0>; + interrupts = <0 155 IRQ_TYPE_LEVEL_HIGH>; pinctrl-0 = <&spi5_default>; pinctrl-1 = <&spi5_sleep>; pinctrl-names = "default", "sleep"; @@ -592,7 +592,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x16540000 0x100>, <0x16500000 0x03>; - interrupts = <0 156 0x0>; + interrupts = <0 156 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI6_UART_CLK>, <&gcc GSBI6_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -604,7 +604,7 @@ pinctrl-1 = <&i2c6_pins_sleep>; pinctrl-names = "default", "sleep"; reg = <0x16580000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI6_QUP_CLK>, <&gcc GSBI6_H_CLK>; clock-names = "core", "iface"; @@ -628,7 +628,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x16640000 0x1000>, <0x16600000 0x1000>; - interrupts = <0 158 0x0>; + interrupts = <0 158 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI7_UART_CLK>, <&gcc GSBI7_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -640,7 +640,7 @@ pinctrl-1 = <&i2c7_pins_sleep>; pinctrl-names = "default", "sleep"; reg = <0x16680000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI7_QUP_CLK>, <&gcc GSBI7_H_CLK>; clock-names = "core", "iface"; @@ -1056,7 +1056,7 @@ compatible = "qcom,apq8064-ahci", "generic-ahci"; status = "disabled"; reg = <0x29000000 0x180>; - interrupts = ; + interrupts = ; clocks = <&gcc SFAB_SATA_S_H_CLK>, <&gcc SATA_H_CLK>, @@ -1082,7 +1082,7 @@ sdcc1bam:dma@12402000{ compatible = "qcom,bam-v1.3.0"; reg = <0x12402000 0x8000>; - interrupts = <0 98 0>; + interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc SDC1_H_CLK>; clock-names = "bam_clk"; #dma-cells = <1>; @@ -1092,7 +1092,7 @@ sdcc3bam:dma@12182000{ compatible = "qcom,bam-v1.3.0"; reg = <0x12182000 0x8000>; - interrupts = <0 96 0>; + interrupts = <0 96 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc SDC3_H_CLK>; clock-names = "bam_clk"; #dma-cells = <1>; @@ -1102,7 +1102,7 @@ sdcc4bam:dma@121c2000{ compatible = "qcom,bam-v1.3.0"; reg = <0x121c2000 0x8000>; - interrupts = <0 95 0>; + interrupts = <0 95 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc SDC4_H_CLK>; clock-names = "bam_clk"; #dma-cells = <1>; @@ -1181,7 +1181,7 @@ compatible = "qcom,adreno-3xx"; reg = <0x04300000 0x20000>; reg-names = "kgsl_3d0_reg_memory"; - interrupts = ; + interrupts = ; interrupt-names = "kgsl_3d0_irq"; clock-names = "core_clk", @@ -1281,7 +1281,7 @@ label = "MDSS DSI CTRL->0"; #address-cells = <1>; #size-cells = <0>; - interrupts = ; + interrupts = ; reg = <0x04700000 0x200>; reg-names = "dsi_ctrl"; @@ -1350,8 +1350,8 @@ <&mmcc MDP_AXI_CLK>; reg = <0x07500000 0x100000>; interrupts = - , - ; + , + ; qcom,ncb = <2>; }; @@ -1366,8 +1366,8 @@ <&mmcc MDP_AXI_CLK>; reg = <0x07600000 0x100000>; interrupts = - , - ; + , + ; qcom,ncb = <2>; }; @@ -1382,8 +1382,8 @@ <&mmcc GFX3D_AXI_CLK>; reg = <0x07c00000 0x100000>; interrupts = - , - ; + , + ; qcom,ncb = <3>; }; @@ -1398,8 +1398,8 @@ <&mmcc GFX3D_AXI_CLK>; reg = <0x07d00000 0x100000>; interrupts = - , - ; + , + ; qcom,ncb = <3>; }; @@ -1418,7 +1418,7 @@ #size-cells = <2>; ranges = <0x81000000 0 0 0x0fe00000 0 0x00100000 /* I/O */ 0x82000000 0 0 0x08000000 0 0x07e00000>; /* memory */ - interrupts = ; + interrupts = ; interrupt-names = "msi"; #interrupt-cells = <1>; interrupt-map-mask = <0 0 0 0x7>;