From patchwork Thu May 24 21:37:35 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 136769 Delivered-To: patch@linaro.org Received: by 2002:a2e:9706:0:0:0:0:0 with SMTP id r6-v6csp2753407lji; Thu, 24 May 2018 14:37:43 -0700 (PDT) X-Google-Smtp-Source: AB8JxZoWf5ls/dqjkKrZWv0wJ7ch4+WdKt0gF4A4qhw7yhmaru+TnD15mYcBaXszQBxXQm5fHK2P X-Received: by 2002:a62:ecdc:: with SMTP id e89-v6mr8988439pfm.33.1527197863167; Thu, 24 May 2018 14:37:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1527197863; cv=none; d=google.com; s=arc-20160816; b=X5bE6LAzBVnhDtqrl/u2DcxPw421oDVtwAGA8C684GubLi1mdcN0eyKlQbp+EvLZIi he5vvOFrZKOUcVSdOZI6pwpkUWlBuJk7YeW+dlWYCjQis+6xGGRM6uyyGjCxeXRwmgvL CVdbOx7Sf8AthZPejO6SXBsZ24XE61L8y8Om++xRp/pcYbM72rbiQ+9/6sbSneNv2KRp cgmqBsrGcS5lvfwOquAAHydRNedBR4C+OGbLF9XdiexWRDYsXHQFGmwWmaYrMt2293Y/ F4mQyiTWRlkfwnCd/4D0g9WIMRL9dL5QDk/c+6vwzRXWzMG66njM/IoyK7mfMRiPk7Jr cMnQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=OQT912IqpdoXBuN8jXpVVm6UyKcgIgFmCJ2tYdEY+mg=; b=xUmtK5kHNM9B12I7yELMf0uEd9zvvy2k5snF/QH7Tnhz3tjIChE/BtOH7kgqEvaJ+3 3tf0ndHhwvATbiMaW2ejvkPzfQseh61WRMQGfIMWPd1ofY+B79wewC1LrWAMlRZFNSlb egwXNoPLOMREE3S1OebT82ILe1Hcihm71N1kLw6RBw9LIlebn7a1s9juw+mCw45RE+Fu ghEvOA2Bi8INAzpzsw5emuzXhZ2a8c43GXzioKgyO4QXoQJBNfmRsyE4K4SDpKY1Btr2 2lA38aDbD8g8+N77ogMGGJHGYLKU+wvejws11EkvA+1O0Y+aAiQJI5jHyIX0yPNB4p2L UI7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Vx0wAqiF; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x64-v6si22248120pff.196.2018.05.24.14.37.42; Thu, 24 May 2018 14:37:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=Vx0wAqiF; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S969484AbeEXVhl (ORCPT + 13 others); Thu, 24 May 2018 17:37:41 -0400 Received: from mail-pl0-f65.google.com ([209.85.160.65]:39813 "EHLO mail-pl0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S966573AbeEXVhj (ORCPT ); Thu, 24 May 2018 17:37:39 -0400 Received: by mail-pl0-f65.google.com with SMTP id f1-v6so1377542plt.6 for ; Thu, 24 May 2018 14:37:39 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=Ehq4ZQbhlMAdExjlKhOA+JfyAKSSQujIaR4iypK4UAM=; b=Vx0wAqiFAgZEZw8xqkRy8gvAoEBiqOomALY39bx6mi5puFZRZG8djsUEaW5/DEOzZM eTJ+QiqIT8quGTRxj47f+Lu0DACIgom2I41g+sIEZXfZSjPbp61XoE/RHaOA+L4+UKsy 4M2yto0oO5ol5mJo4JriaXKJfYdYyqV/ae7CQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=Ehq4ZQbhlMAdExjlKhOA+JfyAKSSQujIaR4iypK4UAM=; b=aLMtpD6uD37sUEn1GrwuCmnF7xyAqbCyD9tRf38eCICTP/6DmxyE8l2CHst0MkbW8/ wXSqzmOQB0WdpQc9P0PubfHuMMiQMePmRPklN2CbeacjG8/teSK1LqvsvMWJrl28Tlzr Vq54shUZSrgi+rpoHVoIlqeJi82eRkQHURDyrk1kuoqd9v27b9cVTlNvhJFpYogXDGwz TPjT07pXjRtPH9zeR4D3tv+ndIJ5Ed80i9Gu204MuCMo2o9XhSoEEFxHfqJPJb8lTD5X Sw1d8sIDjtF45t2bZuQHgKGXP2ZQsJ5GLFBNRXzQJggcdc+g4TJsi+zr6nLJtQO6f31/ h+bQ== X-Gm-Message-State: ALKqPwfEbgv2wripHBVfpS3jHyjC2CxwIWjzPb+wounFAFG9TX2zyc4G TkPNv+7jS8vLkOUA9mWy485r8g== X-Received: by 2002:a17:902:6a89:: with SMTP id n9-v6mr9083658plk.41.1527197858966; Thu, 24 May 2018 14:37:38 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id t68-v6sm196104pfe.91.2018.05.24.14.37.37 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 24 May 2018 14:37:38 -0700 (PDT) From: Bjorn Andersson To: Andy Gross , David Brown , Michael Turquette , Stephen Boyd , Manu Gautam , Vivek Gautam Cc: linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] clk: qcom: gcc-msm8996: Disable halt check on UFS clocks Date: Thu, 24 May 2018 14:37:35 -0700 Message-Id: <20180524213735.12121-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.17.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The halt check of the UFS symbol clocks always fails, as such probing UFS after clk_disable_unused always fails. This makes it impossible to boot a system with the UFS phy or UFS HCD drivers compiled as modules. Follow SDM845 and disable the halt check on these clocks. Signed-off-by: Bjorn Andersson --- drivers/clk/qcom/gcc-msm8996.c | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.0 -- To unsubscribe from this list: send the line "unsubscribe linux-arm-msm" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/qcom/gcc-msm8996.c b/drivers/clk/qcom/gcc-msm8996.c index 3d6452932797..5f17080c5804 100644 --- a/drivers/clk/qcom/gcc-msm8996.c +++ b/drivers/clk/qcom/gcc-msm8996.c @@ -2792,6 +2792,7 @@ static struct clk_branch gcc_ufs_tx_symbol_0_clk = { static struct clk_branch gcc_ufs_rx_symbol_0_clk = { .halt_reg = 0x7501c, + .halt_check = BRANCH_HALT_SKIP, .clkr = { .enable_reg = 0x7501c, .enable_mask = BIT(0), @@ -2807,6 +2808,7 @@ static struct clk_branch gcc_ufs_rx_symbol_0_clk = { static struct clk_branch gcc_ufs_rx_symbol_1_clk = { .halt_reg = 0x75020, + .halt_check = BRANCH_HALT_SKIP, .clkr = { .enable_reg = 0x75020, .enable_mask = BIT(0),