From patchwork Mon Apr 24 18:55:45 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 98152 Delivered-To: patch@linaro.org Received: by 10.140.109.52 with SMTP id k49csp1618460qgf; Mon, 24 Apr 2017 11:55:55 -0700 (PDT) X-Received: by 10.98.36.154 with SMTP id k26mr23733760pfk.174.1493060155303; Mon, 24 Apr 2017 11:55:55 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s64si20058307pgc.18.2017.04.24.11.55.55; Mon, 24 Apr 2017 11:55:55 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1173891AbdDXSzx (ORCPT + 7 others); Mon, 24 Apr 2017 14:55:53 -0400 Received: from mail-lf0-f48.google.com ([209.85.215.48]:35377 "EHLO mail-lf0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1173890AbdDXSzw (ORCPT ); Mon, 24 Apr 2017 14:55:52 -0400 Received: by mail-lf0-f48.google.com with SMTP id 75so79097100lfs.2 for ; Mon, 24 Apr 2017 11:55:51 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=zgOK2LUTROFkpVbAcqcqaVUp1x1El+l1Nl+36k2ep8w=; b=VzPwKGqI7j4nxgLBEitplrUnSi2CA131dactlQ+BST1CQ98941p2vxmroNK6Ec7+o9 FUa3gDq8ms3/84Ho2OLZ0D92FLKXm0bCpxoFwfUa/69wbSM3bk3m6bEiesjBqgfdm87W /qUv6eNGpMKVBpreqJcB91z5P17dp/V8MbLdk= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=zgOK2LUTROFkpVbAcqcqaVUp1x1El+l1Nl+36k2ep8w=; b=WnxcHm+TrpHfm1JgYuWvJwvSF2SZU6g7qIHfhW/G/FmR9REMOWW8kSvZg44h6a5FJD o4EYCEYEMm2VO/quxIAfklxTtkPrpBWjiyzhiRXX2fi2V0Qc1BnJHLILzwurthZd4Hdw ygEWXIyuGHD+7ZC3QkpNT2PrTlSRzwLGV42wmL87BLdkdM/o76Z7Jhw3Abc8/vCOb6Pa nXwIkzIO1A5768JyFu0KT+j8w6L0e17s+NdZIqiUwsDVYHNW/7BFq8pgc2gRM6X9cSLR jsTnSec3t8xWaYx9AcxORVPoRwf9oVp0tMRIzeuVl0MDb9rUrotCbZVm/X/U7XA4rhZX 6cBQ== X-Gm-Message-State: AN3rC/6O7eh+Xs9GeVN6gasn7kTBM1rmDZTUBKCdNZJnn8BMnvnI7/CC GpZBEciy1MjnDQ0w X-Received: by 10.25.27.67 with SMTP id b64mr7815535lfb.31.1493060150961; Mon, 24 Apr 2017 11:55:50 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-d496db54.014-348-6c756e10.cust.bredbandsbolaget.se. [84.219.150.212]) by smtp.gmail.com with ESMTPSA id 9sm3503353ljt.25.2017.04.24.11.55.49 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 24 Apr 2017 11:55:49 -0700 (PDT) From: Linus Walleij To: Michael Turquette , Stephen Boyd , linux-clk@vger.kernel.org, devicetree@vger.kernel.org Cc: Janos Laube , Paulius Zaleckas , openwrt-devel@openwrt.org, linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij Subject: [PATCH 1/2] clk: Add bindings for the Gemini Clock Controller Date: Mon, 24 Apr 2017 20:55:45 +0200 Message-Id: <20170424185545.26608-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings and a header for the Gemini SoC Clock Controller. Signed-off-by: Linus Walleij --- .../clock/cortina,gemini-clock-controller.txt | 25 +++++++++++++++++++ include/dt-bindings/clock/cortina,gemini-clock.h | 29 ++++++++++++++++++++++ 2 files changed, 54 insertions(+) create mode 100644 Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt create mode 100644 include/dt-bindings/clock/cortina,gemini-clock.h -- 2.9.3 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt b/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt new file mode 100644 index 000000000000..7af84acfcbce --- /dev/null +++ b/Documentation/devicetree/bindings/clock/cortina,gemini-clock-controller.txt @@ -0,0 +1,25 @@ +Clock bindings for the Cortina Systems Gemini SoC Clock Controller + +Required properties : +- compatible : shall contain the following: + "cortina,gemini-clock-controller" +- #clock-cells should be <1> + +The Gemini clock controller needs to be placed as a subnode of the +system controller. + +All available clocks are defined as preprocessor macros in +dt-bindings/clock/cortina,gemini-clock.h header and can be used in device +tree sources. + +Example: + +syscon: syscon@40000000 { + compatible = "cortina,gemini-syscon", "syscon", "simple-mfd"; + reg = <0x40000000 0x1000>; + + clock-controller { + compatible = "cortina,gemini-clock-controller"; + #clock-cells = <1>; + }; +}; diff --git a/include/dt-bindings/clock/cortina,gemini-clock.h b/include/dt-bindings/clock/cortina,gemini-clock.h new file mode 100644 index 000000000000..acf5cd550b0c --- /dev/null +++ b/include/dt-bindings/clock/cortina,gemini-clock.h @@ -0,0 +1,29 @@ +#ifndef DT_BINDINGS_CORTINA_GEMINI_CLOCK_H +#define DT_BINDINGS_CORTINA_GEMINI_CLOCK_H + +/* RTC, AHB, APB, CPU, PCI, TVC, UART clocks and 13 gates */ +#define GEMINI_NUM_CLKS 20 + +#define GEMINI_CLK_RTC 0 +#define GEMINI_CLK_AHB 1 +#define GEMINI_CLK_APB 2 +#define GEMINI_CLK_CPU 3 +#define GEMINI_CLK_PCI 4 +#define GEMINI_CLK_TVC 5 +#define GEMINI_CLK_UART 6 +#define GEMINI_CLK_GATES 7 +#define GEMINI_CLK_GATE_SECURITY 7 +#define GEMINI_CLK_GATE_GMAC0 8 +#define GEMINI_CLK_GATE_GMAC1 9 +#define GEMINI_CLK_GATE_SATA0 10 +#define GEMINI_CLK_GATE_SATA1 11 +#define GEMINI_CLK_GATE_USB0 12 +#define GEMINI_CLK_GATE_USB1 13 +#define GEMINI_CLK_GATE_IDE 14 +#define GEMINI_CLK_GATE_PCI 15 +#define GEMINI_CLK_GATE_DDR 16 +#define GEMINI_CLK_GATE_FLASH 17 +#define GEMINI_CLK_GATE_TVC 18 +#define GEMINI_CLK_GATE_BOOT 19 + +#endif /* DT_BINDINGS_CORTINA_GEMINI_CLOCK_H */