From patchwork Mon May 8 20:07:20 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 98847 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp1496816qge; Mon, 8 May 2017 13:07:33 -0700 (PDT) X-Received: by 10.99.147.5 with SMTP id b5mr20174583pge.218.1494274053468; Mon, 08 May 2017 13:07:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1494274053; cv=none; d=google.com; s=arc-20160816; b=FAyMQ2PRTNrsMkjp1zNot6tnilpQLFjmHq8PsesLmX4My9b5zhpaNlIxFetcduDR2E aGp5kIMYI9ICBjaaTGwBgSxg8QlBXjxep9q+wVnoP7363aooN4jXtKMyvMSYvaX55xqt EO+Ymga6h+Vu6fycjWhVlu03dUZrUbaThGsp+yQFlpmDzA+iFnCJa4dZ1SVT93vi9j4k 4JZaNJbsJdlU/ULD/1AXcwLzk7rNFI3Exmm5SHefvCrPFEu237QO15Jgs6ETbnCqblBY 9Ig03DabnrQntKBba0QLeoYOGUc7SSQ+pisPau1uPGDWD1XVeEc37F9ezvVQbR2SQEJx 8AFw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=dlP2cv11WV6Bf+QDiWnfKYhQiFZQzKoGKAWEiyM84Fs=; b=H0JR8NYGUSuJHRl1WnWjLD0vT7HriS1z1+9xTcb8xPKIMipHI5bm8IYxJCFbXNov2B GutTjQkX5A7HEhZkB7Rsl8/MlLqLLdmzME+v7XTLgMK5bvw8ZZZiaBtxoQXvOyDl1PVn cps30/GEQ87UqGYHvzQTP1uIQNX5ZNpRiqPIvadInjOfrUcBy66vfxwcL6ka35HntYJ9 4lU9qgIOVddymat5VdM+sRDMB4+JdEi6w8EIIWD8YrXapJUfEVo2zcbZLaeTGf3Wjcje w/F5v2xZegGC13gJedFZdfNSfT/4kEFmyGtvcpQPgbm5HfMU6nMG2JNlW2wnHtXPxKTH m/tA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m80si14685911pfa.28.2017.05.08.13.07.33; Mon, 08 May 2017 13:07:33 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754550AbdEHUHc (ORCPT + 7 others); Mon, 8 May 2017 16:07:32 -0400 Received: from mail-wm0-f41.google.com ([74.125.82.41]:38724 "EHLO mail-wm0-f41.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753741AbdEHUHb (ORCPT ); Mon, 8 May 2017 16:07:31 -0400 Received: by mail-wm0-f41.google.com with SMTP id 142so77685365wma.1 for ; Mon, 08 May 2017 13:07:31 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=DdooGAwQgHF8SFpIfzsVY/M9NVhJH445dv8AZOI4XUA=; b=B0CKkGHFjmRmGy2MuPVNfnB2w1M6P7KqefNp7YGKu3lj13F5Q7hH6nzMTlYC+bWcF8 fC3I5UnrbKRjQsAkq9lMs8KWOsPM53RWjF5Gb9cj7xVdwA23xtKQww5MW3jmnw07mUS4 ZXdyQ7IDMLt+O+lD+QqQzTwUATITjX0yQSkK4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=DdooGAwQgHF8SFpIfzsVY/M9NVhJH445dv8AZOI4XUA=; b=DsFU6jE88WO+eMFUriJmXYKRrjt4QEAVeXZrW64ZsCuXkvfSTI/rdteAv0SyMM31Ve 0Jz6353dTe1EuVSwaML37E0W1uEht4oluCqrVkpPG6TBtsqvtvTi/t9t40qGZCnfYd8Y n8xMQgsXpahYyfPTPkGtDXaGVsQznht5Dq/GV9o+xvuZ6afov0uicYPGMJQWYN7Y4ENQ d4jR2rwVxDux3Lnc3s3dXnWVYltTACUOEAqP27FtGAFg9vcg2GWShe3fpSvcH4XExy0G jH2siJ+g5pIEK94RgczYMqT2bfzkFwvdR073ZHHgqhdfbGvYBjcMKWdH2HrWtHyI17Re sCPA== X-Gm-Message-State: AN3rC/5RHRLj9ACdFsk+tvPmkdUaRnT6NTJd4ojb3dMMVZN0audi+UMl HkbPLluuCZjRo6uu X-Received: by 10.25.155.145 with SMTP id d139mr23093146lfe.174.1494274050270; Mon, 08 May 2017 13:07:30 -0700 (PDT) Received: from fabina.bredbandsbolaget.se (c-8f0ae055.014-348-6c756e10.cust.bredbandsbolaget.se. [85.224.10.143]) by smtp.gmail.com with ESMTPSA id v30sm1384772ljd.9.2017.05.08.13.07.26 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 08 May 2017 13:07:28 -0700 (PDT) From: Linus Walleij To: Philipp Zabel , devicetree@vger.kernel.org, Rob Herring Cc: Janos Laube , Paulius Zaleckas , openwrt-devel@openwrt.org, linux-arm-kernel@lists.infradead.org, Hans Ulli Kroll , Florian Fainelli , Linus Walleij Subject: [PATCH 1/2 v2] reset: Add DT bindings for the Gemini reset controller Date: Mon, 8 May 2017 22:07:20 +0200 Message-Id: <20170508200720.26145-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.9.3 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This is a simple reset controller in a single 32bit register. Signed-off-by: Linus Walleij --- ChangeLog v1->v2: - Move the reset controller node to be the same as the syscon node, no need for a specific child node. - Add an include file with nice #defines. --- .../bindings/reset/cortina,gemini-reset.txt | 58 ++++++++++++++++++++++ include/dt-bindings/reset/cortina,gemini-reset.h | 36 ++++++++++++++ 2 files changed, 94 insertions(+) create mode 100644 Documentation/devicetree/bindings/reset/cortina,gemini-reset.txt create mode 100644 include/dt-bindings/reset/cortina,gemini-reset.h -- 2.9.3 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/reset/cortina,gemini-reset.txt b/Documentation/devicetree/bindings/reset/cortina,gemini-reset.txt new file mode 100644 index 000000000000..aa3d1b2a9677 --- /dev/null +++ b/Documentation/devicetree/bindings/reset/cortina,gemini-reset.txt @@ -0,0 +1,58 @@ +Cortina Gemini Reset Controller + +This reset controller is found in Cortina Systems CS3516 and +the predecessor StorLink SL3516. + +Required properties: +- compatible: "cortina,gemini-reset" +- #reset-cells: Must be 1 + +The Gemini reset controller must be identical to the system controller node. +Apart from this it follows the standard reset controller bindings. + +Valid reset line values: + +0: DRAM controller +1: Flash controller +2: IDE controller +3: RAID controller +4: Security module +5: GMAC0 (ethernet) +6: GMAC1 (ethernet) +7: PCI host bridge +8: USB0 USB host controller +9: USB1 USB host controller +10: General DMA controller +11: APB bridge +12: LPC (Low Pin Count) controller +13: LCD module +14: Interrupt controller 0 +15: Interrupt controller 1 +16: RTC module +17: Timer module +18: UART controller +19: SSP controller +20: GPIO0 GPIO controller +21: GPIO1 GPIO controller +22: GPIO2 GPIO controller +23: Watchdog timer +24: External device reset +25: CIR module (infrared) +26: SATA0 SATA bridge +27: SATA1 SATA bridge +28: TVE TV Encoder module +29: Reserved +30: CPU1 reset +31: Global soft reset + +These also have shorthand defines in the include file: + + +Example: + +syscon: syscon@40000000 { + compatible = "cortina,gemini-syscon", "cortina,gemini-reset", + "syscon", "simple-mfd"; + reg = <0x40000000 0x1000>; + #reset-cells = <1>; +}; diff --git a/include/dt-bindings/reset/cortina,gemini-reset.h b/include/dt-bindings/reset/cortina,gemini-reset.h new file mode 100644 index 000000000000..aebecae43721 --- /dev/null +++ b/include/dt-bindings/reset/cortina,gemini-reset.h @@ -0,0 +1,36 @@ +#ifndef _DT_BINDINGS_RESET_CORTINA_GEMINI_H +#define _DT_BINDINGS_RESET_CORTINA_GEMINI_H + +#define GEMINI_RESET_DRAM 0 +#define GEMINI_RESET_FLASH 1 +#define GEMINI_RESET_IDE 2 +#define GEMINI_RESET_RAID 3 +#define GEMINI_RESET_SECURITY 4 +#define GEMINI_RESET_GMAC0 5 +#define GEMINI_RESET_GMAC1 6 +#define GEMINI_RESET_PCI 7 +#define GEMINI_RESET_USB0 8 +#define GEMINI_RESET_USB1 9 +#define GEMINI_RESET_DMAC 10 +#define GEMINI_RESET_APB 11 +#define GEMINI_RESET_LPC 12 +#define GEMINI_RESET_LCD 13 +#define GEMINI_RESET_INTCON0 14 +#define GEMINI_RESET_INTCON1 15 +#define GEMINI_RESET_RTC 16 +#define GEMINI_RESET_TIMER 17 +#define GEMINI_RESET_UART 18 +#define GEMINI_RESET_SSP 19 +#define GEMINI_RESET_GPIO0 20 +#define GEMINI_RESET_GPIO1 21 +#define GEMINI_RESET_GPIO2 22 +#define GEMINI_RESET_WDOG 23 +#define GEMINI_RESET_EXTERN 24 +#define GEMINI_RESET_CIR 25 +#define GEMINI_RESET_SATA0 26 +#define GEMINI_RESET_SATA1 27 +#define GEMINI_RESET_TVE 28 +#define GEMINI_RESET_CPU1 30 +#define GEMINI_RESET_GLOBAL 31 + +#endif