From patchwork Fri Jul 27 18:45:19 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143087 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1166732ljj; Fri, 27 Jul 2018 11:46:53 -0700 (PDT) X-Google-Smtp-Source: AAOMgpe5Jc+tH8XXPw4ahxVEwSy4LCdr2eB/FmXLXNpYBcxqc2RjpMxeugj5ZzyA3pPYMx4viHAQ X-Received: by 2002:a62:1b07:: with SMTP id b7-v6mr7836617pfb.70.1532717213419; Fri, 27 Jul 2018 11:46:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717213; cv=none; d=google.com; s=arc-20160816; b=m+wCEdpB+9p69h30bA7s2JjSwe15kJA1xIHGeHT+eoA/Zla1WVhYG3BQRwmqHD6Rw9 bysn0kP9zQUKp508Y7dpqvDFh+w6sN1FChCC0cUX73YwbqH8R7bkJlizPM01FskNW8T1 UvE5lqzU054WUQD5mo4HLEN/fRCu/U0JY54rFgmZ5Y9i6y+iVfKYBUnLvqbH2DAL9arc RL2oHS/e12LX3hkW1fKiL9/QK66O2pvMZd+/2Mf+Qsvx5rjQ+T2hhBdmAkidApb0yI7u ceRCu2mYyaIxJX8AWTUyh5fbu+ghHvEoEhD+jRAThONw+mq0KhqfmMSv1sPyccYPK/oF +P7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=uwH/FJ6RyRn6uzHMGxley1eSnT8ttyKoOMhP9wtoTAw=; b=lV4YXRIcEKKbtZ+geFJU956j2ye6ar3sHGpSNauIWN0UjjHOw5rH0U1WhYDGETp4DU lxOioHgwCVlROk7OjYOb9sLh30J1pr/MJ2viSffQT9OM9m4pijglJZFdofujOOTQm/Ef QgkVEBrKtAj46X4UewdocY3YlFOdD8Rl89IamRZckcrPqX5QJapWdhYM3xlANtSKAC75 GusCL01+/9VPR8sJANRGamZnWmV769M65L2ZGsN/EkZo9/C9GhrbaZL7uuA0rSVvB/41 RWhaIlMKWieNhCZOKt/ofswy07ZbMYkEra1QSaLu3pL6noNUnsAU0VBtzcBQk9c3H75e 3v7w== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=S5YhsDnv; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z21-v6si3774902pgu.163.2018.07.27.11.46.53; Fri, 27 Jul 2018 11:46:53 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=S5YhsDnv; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389107AbeG0UKB (ORCPT + 5 others); Fri, 27 Jul 2018 16:10:01 -0400 Received: from mail-pf1-f193.google.com ([209.85.210.193]:37809 "EHLO mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389105AbeG0UKB (ORCPT ); Fri, 27 Jul 2018 16:10:01 -0400 Received: by mail-pf1-f193.google.com with SMTP id a26-v6so2023726pfo.4 for ; Fri, 27 Jul 2018 11:46:52 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=za5CxvSp2kq8k58A6b/SgPjjdl8NPy5NiTzG8pBNcTw=; b=S5YhsDnvPwYlTmWw5SqxawobmMygCj2QnCiUByZuUKTI4O0Wgx8/S/NiCa2CWG9jHJ yAFcDMESmDqsFIToOlRTxXha4H9sL4sst+c54yuYtKJZtgYgMVNFyuddsKUrsPHgkTKo gxOwahyKMNujxaBeqyb5iP6o8v7h0P/y0EsyU= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=za5CxvSp2kq8k58A6b/SgPjjdl8NPy5NiTzG8pBNcTw=; b=hO4bLotglPKCietEKAGCFqWCkMRNPsTpQAfmUV08iN0QUzeF4ZOSnx8rM0ceTA2wfL kFRaK9oA2E8dkUeO55TCyp72QytMrvAbs/LOMa1Kzl+6PTcdCdfKtbsT0TuTtSleuJBw T3F6aofI5vck3hAsvxLzcQEQ1WsX+VoVTCsmoTseAA6B8PNK9S6m3dmBoIzhDDRZjvBp y+EDIUuONxk8J530LV1QgR2P+F9jAF/tvfmfv32oIZuxLxfysz1QWXJ+mPWFMR+8dmc0 If8BKvSGqwcP3mcOE865BZPAn+XpGRdKNdP1UBeyNdXBZAK/m8nLy3mp5EyGOuVYQBXd 1VJA== X-Gm-Message-State: AOUpUlGdIrAVOckiw/Uu9sav+drvFdAa98lNHIkXjLaYdIG+3IktkOSZ kor61uE6i6v7eea2N6I8wtBm X-Received: by 2002:a62:225d:: with SMTP id i90-v6mr7705770pfi.246.1532717211620; Fri, 27 Jul 2018 11:46:51 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.46.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:46:51 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 1/9] clk: actions: Cache regmap info in private clock descriptor Date: Sat, 28 Jul 2018 00:15:19 +0530 Message-Id: <20180727184527.13287-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org In order to support the reset controller, regmap info needs to be cached in the private clock descriptor, owl_clk_desc. Hence, save that and also make the clock descriptor struct non const. Signed-off-by: Manivannan Sadhasivam --- drivers/clk/actions/owl-common.c | 3 ++- drivers/clk/actions/owl-common.h | 3 ++- drivers/clk/actions/owl-s700.c | 4 ++-- drivers/clk/actions/owl-s900.c | 4 ++-- 4 files changed, 8 insertions(+), 6 deletions(-) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/actions/owl-common.c b/drivers/clk/actions/owl-common.c index 61c1071b5180..32dd29e0a37e 100644 --- a/drivers/clk/actions/owl-common.c +++ b/drivers/clk/actions/owl-common.c @@ -39,7 +39,7 @@ static void owl_clk_set_regmap(const struct owl_clk_desc *desc, } int owl_clk_regmap_init(struct platform_device *pdev, - const struct owl_clk_desc *desc) + struct owl_clk_desc *desc) { void __iomem *base; struct regmap *regmap; @@ -57,6 +57,7 @@ int owl_clk_regmap_init(struct platform_device *pdev, } owl_clk_set_regmap(desc, regmap); + desc->regmap = regmap; return 0; } diff --git a/drivers/clk/actions/owl-common.h b/drivers/clk/actions/owl-common.h index 4fd726ec54a6..56f01f7774aa 100644 --- a/drivers/clk/actions/owl-common.h +++ b/drivers/clk/actions/owl-common.h @@ -26,6 +26,7 @@ struct owl_clk_desc { struct owl_clk_common **clks; unsigned long num_clks; struct clk_hw_onecell_data *hw_clks; + struct regmap *regmap; }; static inline struct owl_clk_common * @@ -35,7 +36,7 @@ static inline struct owl_clk_common * } int owl_clk_regmap_init(struct platform_device *pdev, - const struct owl_clk_desc *desc); + struct owl_clk_desc *desc); int owl_clk_probe(struct device *dev, struct clk_hw_onecell_data *hw_clks); #endif /* _OWL_COMMON_H_ */ diff --git a/drivers/clk/actions/owl-s700.c b/drivers/clk/actions/owl-s700.c index 5e9531392ee5..e7cacd677275 100644 --- a/drivers/clk/actions/owl-s700.c +++ b/drivers/clk/actions/owl-s700.c @@ -569,7 +569,7 @@ static struct clk_hw_onecell_data s700_hw_clks = { .num = CLK_NR_CLKS, }; -static const struct owl_clk_desc s700_clk_desc = { +static struct owl_clk_desc s700_clk_desc = { .clks = s700_clks, .num_clks = ARRAY_SIZE(s700_clks), @@ -578,7 +578,7 @@ static const struct owl_clk_desc s700_clk_desc = { static int s700_clk_probe(struct platform_device *pdev) { - const struct owl_clk_desc *desc; + struct owl_clk_desc *desc; desc = &s700_clk_desc; owl_clk_regmap_init(pdev, desc); diff --git a/drivers/clk/actions/owl-s900.c b/drivers/clk/actions/owl-s900.c index 7f60ed6afe63..bb7ee872d316 100644 --- a/drivers/clk/actions/owl-s900.c +++ b/drivers/clk/actions/owl-s900.c @@ -684,7 +684,7 @@ static struct clk_hw_onecell_data s900_hw_clks = { .num = CLK_NR_CLKS, }; -static const struct owl_clk_desc s900_clk_desc = { +static struct owl_clk_desc s900_clk_desc = { .clks = s900_clks, .num_clks = ARRAY_SIZE(s900_clks), @@ -693,7 +693,7 @@ static const struct owl_clk_desc s900_clk_desc = { static int s900_clk_probe(struct platform_device *pdev) { - const struct owl_clk_desc *desc; + struct owl_clk_desc *desc; desc = &s900_clk_desc; owl_clk_regmap_init(pdev, desc); From patchwork Fri Jul 27 18:45:20 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143088 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1166935ljj; Fri, 27 Jul 2018 11:47:06 -0700 (PDT) X-Google-Smtp-Source: AAOMgpc51a8hyUjUZAdosH7mAMSLXqi6/iRXi49weDptMUvyXEERDxtRldLBGLL1Te8FEMWhncvb X-Received: by 2002:a63:4e5f:: with SMTP id o31-v6mr7312338pgl.256.1532717225966; Fri, 27 Jul 2018 11:47:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717225; cv=none; d=google.com; s=arc-20160816; b=Z80WOh6evtvbMNnjKIcLTPEuQkqV8jxn0o/x12QbVZWmCMjdik2q+K3oFxviiOmdXt WvoI+SMBYsoubHcAQNHm9EBWHKvBp2oJxHQoWnX5E3BNhVE70zGXqCmBgeloffV7tcVZ oeZXxPWgdbG5HuGNA2KZcw9Y5cfs9SeITd08CsPyaFWFY7n0zZaLdWHHjUMRWOAxItzR JFuMzxH0zdhHuq1PaUR1uyF0XZFDQgfaGvVxlgpDRWalHn4BuyYHjBPECCYAhFIevjqI Dfa+/8XTc6hODZ3A47pP2LnnYC+tUUf01kauDelSBUBVNnrSIeYy5HJO6Nbzwv2fCURe q38Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=r0PAqgcZ4M9hwBKSCMYvZy/6ewGQMNOZQ/56ljxNbLg=; b=BsqdIqF6t6mahsigKY9CTnUSBbVh8nE2uidn8WXVfHttUWhX4/QcxHgsRECzrtmk5q knUUfKt+OFDeVvPp6lDCzaRpwEYtaDKkvo7eYJw3AXABOo3RvMy1vQUA8cOKVX8qFd/P KgEoihLSmZnmbeNIdbgqtE3EiVnEazv1DdDlPCNDBQg4TMTuCsqahsU+em3Vfkxqgehf ct9q7uP1BtVLGW4YHNWafN/rZsFRnPEgd9bJRVXJiRVm4YpDexHNoE5JDr3ZTaDfBIaW zgm9GqlcNoiRnXqeSuwp5A2JLqdydcUNpF+LBF6hi2MpndQO7xbZL9NmU+5/eUAT2N9F ZMQQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=SeW6GUeI; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 188-v6si4527069pfg.154.2018.07.27.11.47.05; Fri, 27 Jul 2018 11:47:05 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=SeW6GUeI; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388967AbeG0UKN (ORCPT + 5 others); Fri, 27 Jul 2018 16:10:13 -0400 Received: from mail-pg1-f196.google.com ([209.85.215.196]:33283 "EHLO mail-pg1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389151AbeG0UKN (ORCPT ); Fri, 27 Jul 2018 16:10:13 -0400 Received: by mail-pg1-f196.google.com with SMTP id r5-v6so3726171pgv.0 for ; Fri, 27 Jul 2018 11:47:04 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=TanQD+d7LdIbw0io1BUgGGGTWN/HLNDHztrgp/3rkq8=; b=SeW6GUeIspTSirkI+shn2iYVZxeU271X4a2EhoAMSeY372ivtWiBKX+LvPsi3+sklx Oya4ziotCU6SVTc6wbiU3+7CGjD2zOdRUY8sKTRhGJmGmmg6NqUOxeJcHuujgogzUzGv FPFILeZwLCtelFnN2pizkX345SIvcp+m0f4ys= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=TanQD+d7LdIbw0io1BUgGGGTWN/HLNDHztrgp/3rkq8=; b=TwwqpXGvi6nw+OoEv93GXAl8Bq3Yy2oBT4zIeH0yeKbiJ98h4OmbLp9Krzz7J0Clm2 2qPkEFSnU6Ku2FvvboOePuUs4vansUDyfgFBbeoBQYtrWTJXofrcA3Pq689sOdeurne/ BSlYpP1c/3WltSRMkB9UJKRKBNwoKmBSOZZbbZTivlXN7iMFQabRmy0Bsk+lVs+eUwxx j/5akzhH6wNYVPRbNQxjRp4KBJoI7vnrDzFjOeN7bMo/nqgdxX/PyOU797dv478J9Sb8 hR7bH2fsUPhc48VKeoKXCxncqqrd02TAbr9OjvKb1vJx33OrL1jScPNiZvmCjK4Rjk+0 oWpQ== X-Gm-Message-State: AOUpUlHQYu9ycdTwiBkgW1LLlKDg+TNG8OkQ6WNqiSKfvm+pm4PRhE7S 9LMvvsOzxh0vcqq+jZVI8ltN X-Received: by 2002:a65:4541:: with SMTP id x1-v6mr7054348pgr.26.1532717223938; Fri, 27 Jul 2018 11:47:03 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.46.52 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:47:03 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 2/9] dt-bindings: clock: Add reset controller bindings for Actions Semi Owl SoCs Date: Sat, 28 Jul 2018 00:15:20 +0530 Message-Id: <20180727184527.13287-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add Reset Controller bindings to clock bindings for Actions Semi Owl SoCs, S700 and S900. Signed-off-by: Manivannan Sadhasivam --- Documentation/devicetree/bindings/clock/actions,owl-cmu.txt | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt b/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt index d1e60d297387..2ef86ae96df8 100644 --- a/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt +++ b/Documentation/devicetree/bindings/clock/actions,owl-cmu.txt @@ -13,6 +13,7 @@ Required Properties: region. - clocks: Reference to the parent clocks ("hosc", "losc") - #clock-cells: should be 1. +- #reset-cells: should be 1. Each clock is assigned an identifier, and client nodes can use this identifier to specify the clock which they consume. @@ -36,6 +37,7 @@ Example: Clock Management Unit node: reg = <0x0 0xe0160000 0x0 0x1000>; clocks = <&hosc>, <&losc>; #clock-cells = <1>; + #reset-cells = <1>; }; Example: UART controller node that consumes clock generated by the clock From patchwork Fri Jul 27 18:45:21 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143089 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1167110ljj; Fri, 27 Jul 2018 11:47:18 -0700 (PDT) X-Google-Smtp-Source: AAOMgpfMnOlTLjdhF2KJnWiyZ0RPyX2wVkKJX3UjiUM/DJjOlosH6tyH0xjfkA1448U/lcDFEGhG X-Received: by 2002:a17:902:b112:: with SMTP id q18-v6mr6977239plr.284.1532717238401; Fri, 27 Jul 2018 11:47:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717238; cv=none; d=google.com; s=arc-20160816; b=bLDSmb5hXcpwchLqwxAE1zczOe9FIbwyH3AMk3t8nZixA30DGi7CHkkcsPzGe7LUWI xp6QwPNCMhztLkqVb7uTjyrYBTiIVx7rDgAnAC/47satfrw5dqwwUVVT97RqegBxROni K6G62lg2l1C/Tz6vRk+Rs/cLVekgdtQUw4cnns8Lhfq7bMUUg6pxx4EPXPRUKs/DGWxH 6NTETyirdxPnUY2Idwx5fTu5RMlGyCN/oLrN8yfucvJJ9q16yVCc2PLIe36A4+tTRbZP +M3Rh3pTOMnc7tz2H/QolHfJSt5gTCeAulTqepgYui4nHVGNv4Z07YmF9lKKw0hj5rgd ViHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=QzGSDIB/9uvrDA1qP7aO5Kk/If7XD0zJv35xMgZPPkg=; b=N+Jb072YUma0DZorak7HUS9wISlFbFyRvEFr8G5GI3WOfsKDzDtmkC+7fO8YPsdE7D OCBbjDMCZk8vN9e+CHfPUBclMHaChA9Cspbl6AxFPga492RJJDPMFaSGPkbJYQ3tjMUD VMWXCwZSeO51J+RqGwEZ88LsqFsiwVD/w2es6EwT7lBVr60hZtzjHodiSl/cXJbDROcY igxR0zvIIdqMFFrwTwCxP0S5GmJtrytMXGeDV1qaBYip0PVJq9xzrPXcHTSKp1CFD3oE XmbzbkJgeFlBIdSTUnM5lbBOFGr7SEzSl3EkkUYAO010d+NJFF9VyB5pxENpiep5VeWs 4I3A== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=kc7nCAeH; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l185-v6si4724271pfl.134.2018.07.27.11.47.18; Fri, 27 Jul 2018 11:47:18 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=kc7nCAeH; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389176AbeG0UK0 (ORCPT + 5 others); Fri, 27 Jul 2018 16:10:26 -0400 Received: from mail-pl0-f65.google.com ([209.85.160.65]:46384 "EHLO mail-pl0-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388871AbeG0UK0 (ORCPT ); Fri, 27 Jul 2018 16:10:26 -0400 Received: by mail-pl0-f65.google.com with SMTP id t17-v6so2667732ply.13 for ; Fri, 27 Jul 2018 11:47:17 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=8mrfDo7xkeP5gS1zJZIyaAkBnN9j6DHJcwUnfsPeMO8=; b=kc7nCAeHKvABHKmgMRjqAo1DC1qrHpgncMLKHFbxjC9kCpQyLXm6ikTi/8rwfbfFXj C+FjCjUuIiWubFv8WNIt6LtU5/WmUHrnRxEUA9WDseyV6zY6c/HeOClvy6lsLGhUgysK JUBzfvSzX264V4++vC7l8julcBzB6qniLq9Kg= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=8mrfDo7xkeP5gS1zJZIyaAkBnN9j6DHJcwUnfsPeMO8=; b=Vnh/+fZa5jDdTuN1E8+FDIBa+7iZBe/QaRcHkPviXFzH+8agEFcPzUExlim7ftMupe AScGkC9ejlBxNp3Ju/FqzOMQSIz02wYvmeRzieE8U94BPpdWz5y1kGXYwkuW5xZsGwdp UJg7rbx87dsD+fN4Ft6SM1GDcx18v7zC44+vgwn7ZK7g/M3zeNsXlrCUYkjfetmOZa6+ fbE+ONwUX+iYJf3eHxqxBWQiztJrLEgvo+AQOSH0ABDfHQZ6wwAKhS6BstZWoHjxJsWV 8P5VpugUIFrm5RNrVwkSoqftx2kHeMkv2XhGRdLzcqSZjC6eeM84yl+/QHNyYOJ1v0Vc BEEQ== X-Gm-Message-State: AOUpUlFi2XwCXHD9bhLUcppGoUI4tdz3ZGrw/+AVXM+kH5GaqfqnWlPT j2rZSh9IGvuCComw0ZfiE0kL X-Received: by 2002:a17:902:ab94:: with SMTP id f20-v6mr7023099plr.231.1532717236801; Fri, 27 Jul 2018 11:47:16 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.47.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:47:16 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 3/9] dt-bindings: reset: Add binding constants for Actions Semi S700 RMU Date: Sat, 28 Jul 2018 00:15:21 +0530 Message-Id: <20180727184527.13287-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add device tree binding constants for Actions Semi S700 SoC Reset Management Unit (RMU). Signed-off-by: Manivannan Sadhasivam --- .../dt-bindings/reset/actions,s700-reset.h | 34 +++++++++++++++++++ 1 file changed, 34 insertions(+) create mode 100644 include/dt-bindings/reset/actions,s700-reset.h -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Reviewed-by: Rob Herring diff --git a/include/dt-bindings/reset/actions,s700-reset.h b/include/dt-bindings/reset/actions,s700-reset.h new file mode 100644 index 000000000000..5e3b16b8ef53 --- /dev/null +++ b/include/dt-bindings/reset/actions,s700-reset.h @@ -0,0 +1,34 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +// +// Device Tree binding constants for Actions Semi S700 Reset Management Unit +// +// Copyright (c) 2018 Linaro Ltd. + +#ifndef __DT_BINDINGS_ACTIONS_S700_RESET_H +#define __DT_BINDINGS_ACTIONS_S700_RESET_H + +#define RESET_AUDIO 0 +#define RESET_CSI 1 +#define RESET_DE 2 +#define RESET_DSI 3 +#define RESET_GPIO 4 +#define RESET_I2C0 5 +#define RESET_I2C1 6 +#define RESET_I2C2 7 +#define RESET_I2C3 8 +#define RESET_KEY 9 +#define RESET_LCD0 10 +#define RESET_SI 11 +#define RESET_SPI0 12 +#define RESET_SPI1 13 +#define RESET_SPI2 14 +#define RESET_SPI3 15 +#define RESET_UART0 16 +#define RESET_UART1 17 +#define RESET_UART2 18 +#define RESET_UART3 19 +#define RESET_UART4 20 +#define RESET_UART5 21 +#define RESET_UART6 22 + +#endif /* __DT_BINDINGS_ACTIONS_S700_RESET_H */ From patchwork Fri Jul 27 18:45:22 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143090 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1167302ljj; Fri, 27 Jul 2018 11:47:30 -0700 (PDT) X-Google-Smtp-Source: AAOMgpc4kDrhrQz3R2txA+gCT4i7qJ8huM1ekvX3xqYzEEWw+FT7md+qaZ2Z1RlDouIBs+XusYT/ X-Received: by 2002:a63:b349:: with SMTP id x9-v6mr7114699pgt.337.1532717250857; Fri, 27 Jul 2018 11:47:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717250; cv=none; d=google.com; s=arc-20160816; b=vUNX5EcPVGIIbdAieX02C1IbfT4OpuvujOnCK8CV1mMGYszqHiwgb8c8bL/SHOcqv0 lAC5i+7bzdUDypUIYKm/Jxjx4SQT69+XxT1WlR71O98j2JWvsEpAgixvqWrwTD3fM8SX b74xTs9gbYLG3vyaLQN2PGYjTpVlo+4q3Wn4A5s/58tRhlynbw45rKwWANpYmy55PlT7 +3NGPDWbWmQ1jo6l16oVFRp8imxd6w3/yL266M52bhnDifFW3/7B5kXZhDumDTbs5Tdg Wo4pOviscLktbSMlppNeZMSTZ5KDvQ4w7oXG03zdjRTxh6n2HIXwDoi+wMoUi3ipr19O ltsA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=FYPWb7RvbMUTHLQv67K3BPVrw/AFgC3aNsyGss90jH4=; b=Y9hPfueJQ5aHIdm8WzVGn+hdRH6q6lvjqJldy4lrpiEE3LdKJKso/kgrDRgW8ulo3l yYQnpEpHzFoVLYYaf9+rCJWYjDOmfZXluwkYhbxBk5jKyxQYcAi4p6qBWD7AQVms3Hlp H/6W39GiIHgQjl41PAvoTdlnPRTQa6OhKahj7/ctLpp/xhl1wMyo+syHKoW2XRt+XNHT +E0KQg5bRch3gHzjid502rgLS9RB0fcX4atLmOPl5xwxqzCXIA/PLOTyjAFxev84QUYN WBUSR6l/Dh8XPkEh6uq1PAUcUqdXoWCEbQ8LwwM/innLFYgbESweX8DFp7FksA5KCAyM YDKA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=N7CIHwkY; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id 25-v6si4455996pgk.438.2018.07.27.11.47.30; Fri, 27 Jul 2018 11:47:30 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=N7CIHwkY; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389203AbeG0UKj (ORCPT + 5 others); Fri, 27 Jul 2018 16:10:39 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:39104 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389078AbeG0UKi (ORCPT ); Fri, 27 Jul 2018 16:10:38 -0400 Received: by mail-pg1-f195.google.com with SMTP id a11-v6so3723029pgw.6 for ; Fri, 27 Jul 2018 11:47:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=8n2+FQu2Gvxo8gy/+Jn/czegVyy44F6EmBEtJeMy3jE=; b=N7CIHwkY0uhHSsViLqspshX2I5d/5rzGCpQTC05Gdtti8JL3pXZVkC8/OYn2lGtEWR 0VWMgfFEMmaPklElEp7J7EYHj/pHZHMirsg+LIYNuvwdvLvAJw32o/EJbX8xYjzfiU5v xWFHcz6fwTUTV5JSt51gBtdCmhX8fcRSM6VH0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=8n2+FQu2Gvxo8gy/+Jn/czegVyy44F6EmBEtJeMy3jE=; b=UmtjcOLJYKWeliMw8pN0PYWBno/kBMKfMoV3QM690pzGAXw97m/zsnaMqqN9nWJPO/ rS74xJbDBQTCIjNREvgwoayNXBgpVW4mbUyBWkf/psTsIgcn+oLlZRgxMjrQix7bxjC0 Stsky/Wa2s2LzYyB7fegxSF6OeWjyizsacSQjJFZlvp3PuY8lPPva5QF6U6YOpK6zp0q iKDHsb4DlUDiKnbhjAoqzZSM10QHoszLxJNbyRzhXC0c7pxRbYZMp/4n/Xlkd91p3VRk cOWD5eVCfbGGtKi57LSwvsQWU1o0X60XTmpFM6TbddNA9HAs7lyNfkvc5SJYwkMtpc+c Is+g== X-Gm-Message-State: AOUpUlF8NEq6R24GHAwlN1KNIpheM+9FH4uGLs9W1pQc9Kvc+xRMjoY7 Wub3MDUpabXIxseiSMyVA1to X-Received: by 2002:a62:384:: with SMTP id 126-v6mr7745458pfd.11.1532717249180; Fri, 27 Jul 2018 11:47:29 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.47.17 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:47:28 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 4/9] dt-bindings: reset: Add binding constants for Actions Semi S900 RMU Date: Sat, 28 Jul 2018 00:15:22 +0530 Message-Id: <20180727184527.13287-5-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add device tree binding constants for Actions Semi S900 SoC Reset Management Unit (RMU). Signed-off-by: Manivannan Sadhasivam --- .../dt-bindings/reset/actions,s900-reset.h | 65 +++++++++++++++++++ 1 file changed, 65 insertions(+) create mode 100644 include/dt-bindings/reset/actions,s900-reset.h -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/include/dt-bindings/reset/actions,s900-reset.h b/include/dt-bindings/reset/actions,s900-reset.h new file mode 100644 index 000000000000..42c19d02e43b --- /dev/null +++ b/include/dt-bindings/reset/actions,s900-reset.h @@ -0,0 +1,65 @@ +// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT) +// +// Device Tree binding constants for Actions Semi S900 Reset Management Unit +// +// Copyright (c) 2018 Linaro Ltd. + +#ifndef __DT_BINDINGS_ACTIONS_S900_RESET_H +#define __DT_BINDINGS_ACTIONS_S900_RESET_H + +#define RESET_CHIPID 0 +#define RESET_CPU_SCNT 1 +#define RESET_SRAMI 2 +#define RESET_DDR_CTL_PHY 3 +#define RESET_DMAC 4 +#define RESET_GPIO 5 +#define RESET_BISP_AXI 6 +#define RESET_CSI0 7 +#define RESET_CSI1 8 +#define RESET_DE 9 +#define RESET_DSI 10 +#define RESET_GPU3D_PA 11 +#define RESET_GPU3D_PB 12 +#define RESET_HDE 13 +#define RESET_I2C0 14 +#define RESET_I2C1 15 +#define RESET_I2C2 16 +#define RESET_I2C3 17 +#define RESET_I2C4 18 +#define RESET_I2C5 19 +#define RESET_IMX 20 +#define RESET_NANDC0 21 +#define RESET_NANDC1 22 +#define RESET_SD0 23 +#define RESET_SD1 24 +#define RESET_SD2 25 +#define RESET_SD3 26 +#define RESET_SPI0 27 +#define RESET_SPI1 28 +#define RESET_SPI2 29 +#define RESET_SPI3 30 +#define RESET_UART0 31 +#define RESET_UART1 32 +#define RESET_UART2 33 +#define RESET_UART3 34 +#define RESET_UART4 35 +#define RESET_UART5 36 +#define RESET_UART6 37 +#define RESET_HDMI 38 +#define RESET_LVDS 39 +#define RESET_EDP 40 +#define RESET_USB2HUB 41 +#define RESET_USB2HSIC 42 +#define RESET_USB3 43 +#define RESET_PCM1 44 +#define RESET_AUDIO 45 +#define RESET_PCM0 46 +#define RESET_SE 47 +#define RESET_GIC 48 +#define RESET_DDR_CTL_PHY_AXI 49 +#define RESET_CMU_DDR 50 +#define RESET_DMM 51 +#define RESET_HDCP2TX 52 +#define RESET_ETHERNET 53 + +#endif /* __DT_BINDINGS_ACTIONS_S900_RESET_H */ From patchwork Fri Jul 27 18:45:23 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143091 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1167439ljj; Fri, 27 Jul 2018 11:47:43 -0700 (PDT) X-Google-Smtp-Source: AAOMgpewJD2VLEBkdZzbc7nnRXlHfMjO2GKcd4+7bjQ6d2bumgR8MZnTwOE1tDgs+CvzVq8SL4iz X-Received: by 2002:a17:902:15c5:: with SMTP id a5-v6mr6990474plh.137.1532717263158; Fri, 27 Jul 2018 11:47:43 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717263; cv=none; d=google.com; s=arc-20160816; b=OFhLXpzmyK4NEzAufs1/qKmP1Cij7fPrZ+h3pgqwHW2AvOpvhoMAwgxTbkKNzqScrG H5jtB/LWbUkvJa+fcRb8+AL9q83HOX6nt48leeVz5V6IfNtAeHbKK2tMYLzzzJsMVyOj MewC7dfmbtU7lkGzKI+ou8HjsIRYJ23MT2bk9Q4d8F5+9W6nbmylrIc9H/R2UnoMeTvK CA0F1zWbDqdayx8QowpVA1mF8MPW1YO3xYpLZPuN2dHKdJ/9byWAPTECBZ032t9SLul7 SkvKOhGTBXV+AAn43H92gg2QgD1DQZezCCVr9ffIy8e973lHDyxPToa4vceAqGo/GCWi tMNw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=dnxVNVeH7j6Bvw4dg9GC692RUxYY5AO9GFzacdeTI4E=; b=ssqT77ZJfUTSfBGmy87uZcMg96tmJIucOzbWYMVlJrB+wmf0M+sQOBsvijXAHL0SfS 5ZFrTTiIwu7Nw2i0r/Qf2B0ACFQyhh+EvpOkV2fOUsLpEMTl7dPwEoUU4HTPalJXmo+D xbd5/68EKCkP95J+8JBsVswAbb5RJnaeQr01jdbvzZ3ldZPME4s/zy8qAiAnFvseFn9C mMOsYttKbZJkANnfbI59Rd0ypfLlbtTY0S3e5hqXnr8Bu6bTC4L4b6ytPxi77gMwM/so gj3zPEWIlUl7nYqu87h2xIHsU7qle1wUMsMDzDwLw8Q1EwBU4RDIuaidX9BB9KKg9XwU LutA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=H1IH1gnY; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id l67-v6si4393870pfl.167.2018.07.27.11.47.42; Fri, 27 Jul 2018 11:47:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=H1IH1gnY; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389222AbeG0UKu (ORCPT + 5 others); Fri, 27 Jul 2018 16:10:50 -0400 Received: from mail-pl0-f66.google.com ([209.85.160.66]:33413 "EHLO mail-pl0-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2388982AbeG0UKu (ORCPT ); Fri, 27 Jul 2018 16:10:50 -0400 Received: by mail-pl0-f66.google.com with SMTP id 6-v6so2679151plb.0 for ; Fri, 27 Jul 2018 11:47:41 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=+h5D13GSotrJieezx8G24YEI6Zi+Dguu/+8gIPE1s38=; b=H1IH1gnYQuZijzkcUdiOIDp80WWJbIlUn1jiFDOA0IX2iEiSccF/s3tG7VTslAZNb0 tLDowkGl/jBvOY/UF4oHli3Tg6oQtpieTTnM+3VR0Qo/lGJ746ye9i0CENffmeRXRwVr YbsxH9nDACOlFHYFZ7rZ/K8pz+MFyBNVUrir0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=+h5D13GSotrJieezx8G24YEI6Zi+Dguu/+8gIPE1s38=; b=H6x6WExlQO6y9dmcHchQPR+mcIPWQuxEeXbzHHumuZkqyf+hVXWbaElmPUwohJRz0x i/KMhGN2v1oC/Rbwveyh4+MLF9sh0fNSsD3XwXsLlR3TQ74RmXVPILI8mT/swnd2Hbfh UUKEuJh1ie5/rEl02pxV8CjDQUkvf6FDF7+b6H68dKuUCXuUqDG2hKNWZutn/rJRWOHg 2N6vGHb/RapW79XRW522azoQZ8HkNFqMcdvOy3zfPaAX5g2g508fDwTeUcbMcojfkFhF pjsTLZI3hWgUd3Gv+KO/wJ9XeUgw/TZK5lPLb/wWAgeIvaQKwrn5i8Ylj9rYrrS2pOst Du0Q== X-Gm-Message-State: AOUpUlFgLpy8rU73GgesXXqa7t9sWiQW10i9BqbN/RyL6K5J21WwN3Oy YEDB0ty8BJpg7gj42VhEiOVZ X-Received: by 2002:a17:902:50ec:: with SMTP id c41-v6mr7104865plj.269.1532717261277; Fri, 27 Jul 2018 11:47:41 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.47.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:47:40 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 5/9] arm64: dts: actions: Add Reset Controller support for S700 SoC Date: Sat, 28 Jul 2018 00:15:23 +0530 Message-Id: <20180727184527.13287-6-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add reset controller property and bindings header for the Actions Semi S700 SoC DTS. Signed-off-by: Manivannan Sadhasivam --- arch/arm64/boot/dts/actions/s700.dtsi | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/actions/s700.dtsi b/arch/arm64/boot/dts/actions/s700.dtsi index 59d29e4ca404..db4c544d5311 100644 --- a/arch/arm64/boot/dts/actions/s700.dtsi +++ b/arch/arm64/boot/dts/actions/s700.dtsi @@ -5,6 +5,7 @@ #include #include +#include / { compatible = "actions,s700"; @@ -165,6 +166,7 @@ reg = <0x0 0xe0168000 0x0 0x1000>; clocks = <&hosc>, <&losc>; #clock-cells = <1>; + #reset-cells = <1>; }; sps: power-controller@e01b0100 { From patchwork Fri Jul 27 18:45:26 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143094 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1168024ljj; Fri, 27 Jul 2018 11:48:23 -0700 (PDT) X-Google-Smtp-Source: AAOMgpcxHz9Ix+6wR/z348JUGCtkVRPK+uRWrYiBxp+J4gW43skM1GAeVRsDoj5Sfnszpxh+2unF X-Received: by 2002:a63:1902:: with SMTP id z2-v6mr7068893pgl.86.1532717303298; Fri, 27 Jul 2018 11:48:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717303; cv=none; d=google.com; s=arc-20160816; b=aGsAZndHBNUNv90wggqCQ7T9XNwjnyTgr/TBfxT86/ciUkuA83tapA5Um8SNiMM6z+ utfYlNfTqp16GprspoWHBoSbU3yBpAW4HFs7I4qQToqsjzbfVDkemWxB0jOS8gMNFUnM iYRfEn5PTbzmXMgViwALWmxZ2hvm1L8R9qrwFqXaqoqAqdAwSTVsMtRadoaVMnXD2aXJ 6NUnHeKsdv4qIO3HIHG+Xr3BuOLPvoMUkPK7cmfot3AWXHyjuXx/oo1UB120IMTcMu3J pt1Him3cXcuQLHsWCNTWFjnGYuZnVq7Bs5g6N5vRgaM4C0I8G2yyja4An4m+zRPPhL3L MM+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=LF4H1E23lIL1RAqBBvjLeTJcgxVZ92BZPjQlyaOcHT0=; b=kco7I2qCLoN9iFb/po8ptHlvrflIDabeVLB64fR+G+JU98gZITx0mtx6Qk6CFyDruC ijv/BczTDHEXx5JtCJMwg/1Jakee5fDMmfycBes6SgmIUQOGgvpCyA9Wm5x8nujdjsNL gjoEBR7d++AJ3LzZkYzScCSerMnzhg9odQBYSYZXLzriMbpUOlEWBwzxUQwxR/rG0W8N ete98ZOhktK56IvFG2Az/MxJE6azzHs+FeZFt8DPo2j4xgv2feuDpQLJtLy2JkJ90uE5 8TAC59gzj4EwnXsmEfv7p/wkvQ6ReCAbUuLzhluhs46LBb5337pFuwFqg99cIxt8HYHL B3eA== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=K+GR4lGW; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a140-v6si4957614pfd.35.2018.07.27.11.48.23; Fri, 27 Jul 2018 11:48:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=K+GR4lGW; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389130AbeG0ULb (ORCPT + 5 others); Fri, 27 Jul 2018 16:11:31 -0400 Received: from mail-pg1-f195.google.com ([209.85.215.195]:38620 "EHLO mail-pg1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389121AbeG0ULb (ORCPT ); Fri, 27 Jul 2018 16:11:31 -0400 Received: by mail-pg1-f195.google.com with SMTP id k3-v6so3723779pgq.5 for ; Fri, 27 Jul 2018 11:48:21 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=QH1TTvPQlofOSOVaK9da0D5f9V4qdv+e+owka7pRNb0=; b=K+GR4lGWhCuXX4ELqS31FNL13z25WRQ7VS/eNMPYgXPTwhv1YkoyfpsLR9DpEvOo9o lhMLFVSEWikYTf4yOYldjoauk0MzTMumZFDjftJPCDxp49E6ZWmAp/ZpfiAYTPFhx5LT zlXnykV5kOGFIMQpWcBXlJnc5j/+p/ecBVavc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=QH1TTvPQlofOSOVaK9da0D5f9V4qdv+e+owka7pRNb0=; b=dWQzZfbblDiPMv+B0E26H/DB33TGMGgN4A/kBAEF3qMotH+JHq3zVGEwurKpNTausM V2RCX09S5fjAQXomrEaOqoF2nhNwlFYv2XrtdvQkcz+cqKenZIWaiW1JlaaUp6TUs35K uXbaBotdouRl7n+8K6IffNtBqdFrTJke+lHcwNV+3+YyCaeWo82QYpdNg811U0Yp7c41 03keKW5o1RDzV9qFHul+4775KilmODAT/9Y768zFyfhVelNaWdm9KYsi4FgVuEyEWYgS 5W/wEOSH9cB9IcGzSPw9k4GGFBYhD2oBK4ApC0OCfp+LzZcis0ZWlF7FA4iw2PORNcCC yiwQ== X-Gm-Message-State: AOUpUlFIsPkrSJyJ87RFSkCRGsUzB6uWhacl42uDSMyrGzsEwx/KsvJV ZCkpYDm6ejOoeMod9AepU2wKfExziw== X-Received: by 2002:a63:d20e:: with SMTP id a14-v6mr7134377pgg.226.1532717301498; Fri, 27 Jul 2018 11:48:21 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.48.09 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:48:21 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 8/9] clk: actions: Add Actions Semi S700 SoC Reset Management Unit support Date: Sat, 28 Jul 2018 00:15:26 +0530 Message-Id: <20180727184527.13287-9-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add Reset Management Unit (RMU) support for Actions Semi S700 SoC. Signed-off-by: Manivannan Sadhasivam --- drivers/clk/actions/owl-s700.c | 51 ++++++++++++++++++++++++++++++++++ 1 file changed, 51 insertions(+) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/actions/owl-s700.c b/drivers/clk/actions/owl-s700.c index e7cacd677275..d9c0c7870135 100644 --- a/drivers/clk/actions/owl-s700.c +++ b/drivers/clk/actions/owl-s700.c @@ -20,8 +20,10 @@ #include "owl-gate.h" #include "owl-mux.h" #include "owl-pll.h" +#include "owl-reset.h" #include +#include #define CMU_COREPLL (0x0000) #define CMU_DEVPLL (0x0004) @@ -569,20 +571,69 @@ static struct clk_hw_onecell_data s700_hw_clks = { .num = CLK_NR_CLKS, }; +static struct owl_reset_map s700_resets[] = { + [RESET_DE] = { CMU_DEVRST0, BIT(0) }, + [RESET_LCD0] = { CMU_DEVRST0, BIT(1) }, + [RESET_DSI] = { CMU_DEVRST0, BIT(2) }, + [RESET_CSI] = { CMU_DEVRST0, BIT(13) }, + [RESET_SI] = { CMU_DEVRST0, BIT(14) }, + [RESET_I2C0] = { CMU_DEVRST1, BIT(0) }, + [RESET_I2C1] = { CMU_DEVRST1, BIT(1) }, + [RESET_I2C2] = { CMU_DEVRST1, BIT(2) }, + [RESET_I2C3] = { CMU_DEVRST1, BIT(3) }, + [RESET_SPI0] = { CMU_DEVRST1, BIT(4) }, + [RESET_SPI1] = { CMU_DEVRST1, BIT(5) }, + [RESET_SPI2] = { CMU_DEVRST1, BIT(6) }, + [RESET_SPI3] = { CMU_DEVRST1, BIT(7) }, + [RESET_UART0] = { CMU_DEVRST1, BIT(8) }, + [RESET_UART1] = { CMU_DEVRST1, BIT(9) }, + [RESET_UART2] = { CMU_DEVRST1, BIT(10) }, + [RESET_UART3] = { CMU_DEVRST1, BIT(11) }, + [RESET_UART4] = { CMU_DEVRST1, BIT(12) }, + [RESET_UART5] = { CMU_DEVRST1, BIT(13) }, + [RESET_UART6] = { CMU_DEVRST1, BIT(14) }, + [RESET_KEY] = { CMU_DEVRST1, BIT(24) }, + [RESET_GPIO] = { CMU_DEVRST1, BIT(25) }, + [RESET_AUDIO] = { CMU_DEVRST1, BIT(29) }, +}; + static struct owl_clk_desc s700_clk_desc = { .clks = s700_clks, .num_clks = ARRAY_SIZE(s700_clks), .hw_clks = &s700_hw_clks, + + .resets = s700_resets, + .num_resets = ARRAY_SIZE(s700_resets), }; static int s700_clk_probe(struct platform_device *pdev) { struct owl_clk_desc *desc; + struct owl_reset *reset; + int ret; desc = &s700_clk_desc; owl_clk_regmap_init(pdev, desc); + /* + * FIXME: Reset controller registration should be moved to + * common code, once all SoCs of Owl family supports it. + */ + reset = devm_kzalloc(&pdev->dev, sizeof(*reset), GFP_KERNEL); + if (!reset) + return -ENOMEM; + + reset->rcdev.of_node = pdev->dev.of_node; + reset->rcdev.ops = &owl_reset_ops; + reset->rcdev.nr_resets = desc->num_resets; + reset->reset_map = desc->resets; + reset->regmap = desc->regmap; + + ret = devm_reset_controller_register(&pdev->dev, &reset->rcdev); + if (ret) + dev_err(&pdev->dev, "Failed to register reset controller\n"); + return owl_clk_probe(&pdev->dev, desc->hw_clks); } From patchwork Fri Jul 27 18:45:27 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 143095 Delivered-To: patch@linaro.org Received: by 2002:a2e:9754:0:0:0:0:0 with SMTP id f20-v6csp1168180ljj; Fri, 27 Jul 2018 11:48:35 -0700 (PDT) X-Google-Smtp-Source: AAOMgpde3J4D2LJ5hHZbkiPx0EPkK0yilnkoSxX8Zv/4Zc8N+02yj0uSn/MODuom6J2jktKnF5x3 X-Received: by 2002:a63:9856:: with SMTP id l22-v6mr7382397pgo.208.1532717315272; Fri, 27 Jul 2018 11:48:35 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1532717315; cv=none; d=google.com; s=arc-20160816; b=k8xIUpPTnBE0LIzVs9eQXA7ycWiyu1YziMlrYo1NI99RakA+ma900V7drkeF/YcP2/ 3VRBymyTo+/OAIFtbb3ek5OM8zNbHgIOcnJfjtKIr3WjxVx5CeLkBTHcNRqsd0FaqZOh e9fnBWoQYPil1U1WqLnkDubXBR2seahFtY57RrRI1XVX1EhriFq3QR5ZrTmGH0Ap5uFF fnyDKqwHUjdE8oH7p+HgSqzWqsqcuEsrel+4/2SpFE1JIvANOQK2EUsWZ9eFwcV7u7NS Pqj7f4fnCgR8aSAP2SEkBxG/TzrKK5a7J+kXFEfts8cKbOHtaubtuHIrgcQEJEqXmZIw m6TQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=ILVnUtGMtmOyUGjzMOdCi0EVT0yy2dOXTR+KghiAjEU=; b=p/P7EciUGdOiWOOcU9GRBHvHXu1mDt/cLoNC0KW7QKLxxOvQdUWjiE7u2T0U3IOZMD PGmnWwTbY4tG4I+1SbHmx4eMQR8H29TmFaFaLOadOWjO8/T+V+xjBhUAZUtdigoOEnpE TzSKa3vb0gM9K7GNpALciXOuJDAb9cBEcKMRHR5Vp7v3Wmbkgf5H7RJSHUL3BqwBe9u1 WrF98TN8PpN1IACRJ1LIaN7guZjWEM43dE6fq3ID9z7bl6Ez1MYK6K7/Jyl7U8It2v3H 5ydO6HdsNuLWT/hiI8YVotJCCz3KX0N5bRtaWvQ2sgooUYupDVbIntHJeRDhud1GPAHg c6mg== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=B+B+IElC; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s2-v6si5004431pfs.2.2018.07.27.11.48.35; Fri, 27 Jul 2018 11:48:35 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=B+B+IElC; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2389167AbeG0ULn (ORCPT + 5 others); Fri, 27 Jul 2018 16:11:43 -0400 Received: from mail-pl0-f67.google.com ([209.85.160.67]:35719 "EHLO mail-pl0-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389109AbeG0ULn (ORCPT ); Fri, 27 Jul 2018 16:11:43 -0400 Received: by mail-pl0-f67.google.com with SMTP id w3-v6so2680807plq.2 for ; Fri, 27 Jul 2018 11:48:33 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Omam1wZGPqzcV3XwslkPsL4Brev19/KvykBbYtjwDKo=; b=B+B+IElCkr/tQ85xZ6iBY8KMuapYu6tTxJohzROw8ij32WH9i3VE4ybzB4hNF3cMCn RxDBQmq/FX4QLceAcf95ujucmQg+g4wgVzJd/S4zP2ZYxq7/VxL9XmLBoDPsO+EkWwdx WDiNV6BXW8Yl0XozT1XAxlpXeR+50+DVewb5M= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Omam1wZGPqzcV3XwslkPsL4Brev19/KvykBbYtjwDKo=; b=OwZFJKfYNf6FbCeLAd6Kz3+bDxx8J/b4KyvsWdHr4uNMNdkohVOlWeCR9CKKC+Zkfx HIlaR+1tHme/gGdwHGimVdI/dhuDTRxKYlALDM/zdS3ayOu7iLHQqcVaibvwbjkN42bF Js1KJu30p/Whi2TH6w9dGtUaohU51iXv4emogut6uryoHsSGK+JRWtFNm9JkEm2+FfxM qr1+tYN3IlR2CnnJusRSXqYwKsP3YoqDBeVVWtXiZEYavyS9NqbEiwz+F9B97d6DiwCT cl04uKGyukYOaST7j/ktZ5WVuD9+/WTInE4wdJi08UCnKRzMI+L3WGMQRMVyL27isA67 2tgA== X-Gm-Message-State: AOUpUlElFosRAVwjOyYNLfY52Ux+/BBmQ2g2KpgHtLgx+TooFmrxBaiQ So4RzWySeKmizjAKVSZsOE5A X-Received: by 2002:a17:902:5ac7:: with SMTP id g7-v6mr7049061plm.90.1532717313435; Fri, 27 Jul 2018 11:48:33 -0700 (PDT) Received: from localhost.localdomain ([2405:204:7308:c330:41b:cc59:b463:ec7b]) by smtp.gmail.com with ESMTPSA id t69-v6sm13817959pfj.7.2018.07.27.11.48.22 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 27 Jul 2018 11:48:32 -0700 (PDT) From: Manivannan Sadhasivam To: p.zabel@pengutronix.de, mturquette@baylibre.com, sboyd@kernel.org, afaerber@suse.de, robh+dt@kernel.org Cc: linux-clk@vger.kernel.org, liuwei@actions-semi.com, mp-cs@actions-semi.com, 96boards@ucrobotics.com, devicetree@vger.kernel.org, daniel.thompson@linaro.org, amit.kucheria@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, hzhang@ucrobotics.com, bdong@ucrobotics.com, manivannanece23@gmail.com, thomas.liau@actions-semi.com, jeff.chen@actions-semi.com, pn@denx.de, edgar.righi@lsitec.org.br, sravanhome@gmail.com, Manivannan Sadhasivam Subject: [PATCH 9/9] clk: actions: Add Actions Semi S900 SoC Reset Management Unit support Date: Sat, 28 Jul 2018 00:15:27 +0530 Message-Id: <20180727184527.13287-10-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> References: <20180727184527.13287-1-manivannan.sadhasivam@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add Reset Management Unit (RMU) support for Actions Semi S900 SoC. Signed-off-by: Manivannan Sadhasivam --- drivers/clk/actions/owl-s900.c | 82 ++++++++++++++++++++++++++++++++++ 1 file changed, 82 insertions(+) -- 2.17.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/actions/owl-s900.c b/drivers/clk/actions/owl-s900.c index bb7ee872d316..4d38b1265cc3 100644 --- a/drivers/clk/actions/owl-s900.c +++ b/drivers/clk/actions/owl-s900.c @@ -19,8 +19,10 @@ #include "owl-gate.h" #include "owl-mux.h" #include "owl-pll.h" +#include "owl-reset.h" #include +#include #define CMU_COREPLL (0x0000) #define CMU_DEVPLL (0x0004) @@ -684,20 +686,100 @@ static struct clk_hw_onecell_data s900_hw_clks = { .num = CLK_NR_CLKS, }; +static struct owl_reset_map s900_resets[] = { + [RESET_DMAC] = { CMU_DEVRST0, BIT(0) }, + [RESET_SRAMI] = { CMU_DEVRST0, BIT(1) }, + [RESET_DDR_CTL_PHY] = { CMU_DEVRST0, BIT(2) }, + [RESET_NANDC0] = { CMU_DEVRST0, BIT(3) }, + [RESET_SD0] = { CMU_DEVRST0, BIT(4) }, + [RESET_SD1] = { CMU_DEVRST0, BIT(5) }, + [RESET_PCM1] = { CMU_DEVRST0, BIT(6) }, + [RESET_DE] = { CMU_DEVRST0, BIT(7) }, + [RESET_LVDS] = { CMU_DEVRST0, BIT(8) }, + [RESET_SD2] = { CMU_DEVRST0, BIT(9) }, + [RESET_DSI] = { CMU_DEVRST0, BIT(10) }, + [RESET_CSI0] = { CMU_DEVRST0, BIT(11) }, + [RESET_BISP_AXI] = { CMU_DEVRST0, BIT(12) }, + [RESET_CSI1] = { CMU_DEVRST0, BIT(13) }, + [RESET_GPIO] = { CMU_DEVRST0, BIT(15) }, + [RESET_EDP] = { CMU_DEVRST0, BIT(16) }, + [RESET_AUDIO] = { CMU_DEVRST0, BIT(17) }, + [RESET_PCM0] = { CMU_DEVRST0, BIT(18) }, + [RESET_HDE] = { CMU_DEVRST0, BIT(21) }, + [RESET_GPU3D_PA] = { CMU_DEVRST0, BIT(22) }, + [RESET_IMX] = { CMU_DEVRST0, BIT(23) }, + [RESET_SE] = { CMU_DEVRST0, BIT(24) }, + [RESET_NANDC1] = { CMU_DEVRST0, BIT(25) }, + [RESET_SD3] = { CMU_DEVRST0, BIT(26) }, + [RESET_GIC] = { CMU_DEVRST0, BIT(27) }, + [RESET_GPU3D_PB] = { CMU_DEVRST0, BIT(28) }, + [RESET_DDR_CTL_PHY_AXI] = { CMU_DEVRST0, BIT(29) }, + [RESET_CMU_DDR] = { CMU_DEVRST0, BIT(30) }, + [RESET_DMM] = { CMU_DEVRST0, BIT(31) }, + [RESET_USB2HUB] = { CMU_DEVRST1, BIT(0) }, + [RESET_USB2HSIC] = { CMU_DEVRST1, BIT(1) }, + [RESET_HDMI] = { CMU_DEVRST1, BIT(2) }, + [RESET_HDCP2TX] = { CMU_DEVRST1, BIT(3) }, + [RESET_UART6] = { CMU_DEVRST1, BIT(4) }, + [RESET_UART0] = { CMU_DEVRST1, BIT(5) }, + [RESET_UART1] = { CMU_DEVRST1, BIT(6) }, + [RESET_UART2] = { CMU_DEVRST1, BIT(7) }, + [RESET_SPI0] = { CMU_DEVRST1, BIT(8) }, + [RESET_SPI1] = { CMU_DEVRST1, BIT(9) }, + [RESET_SPI2] = { CMU_DEVRST1, BIT(10) }, + [RESET_SPI3] = { CMU_DEVRST1, BIT(11) }, + [RESET_I2C0] = { CMU_DEVRST1, BIT(12) }, + [RESET_I2C1] = { CMU_DEVRST1, BIT(13) }, + [RESET_USB3] = { CMU_DEVRST1, BIT(14) }, + [RESET_UART3] = { CMU_DEVRST1, BIT(15) }, + [RESET_UART4] = { CMU_DEVRST1, BIT(16) }, + [RESET_UART5] = { CMU_DEVRST1, BIT(17) }, + [RESET_I2C2] = { CMU_DEVRST1, BIT(18) }, + [RESET_I2C3] = { CMU_DEVRST1, BIT(19) }, + [RESET_ETHERNET] = { CMU_DEVRST1, BIT(20) }, + [RESET_CHIPID] = { CMU_DEVRST1, BIT(21) }, + [RESET_I2C4] = { CMU_DEVRST1, BIT(22) }, + [RESET_I2C5] = { CMU_DEVRST1, BIT(23) }, + [RESET_CPU_SCNT] = { CMU_DEVRST1, BIT(30) } +}; + static struct owl_clk_desc s900_clk_desc = { .clks = s900_clks, .num_clks = ARRAY_SIZE(s900_clks), .hw_clks = &s900_hw_clks, + + .resets = s900_resets, + .num_resets = ARRAY_SIZE(s900_resets), }; static int s900_clk_probe(struct platform_device *pdev) { struct owl_clk_desc *desc; + struct owl_reset *reset; + int ret; desc = &s900_clk_desc; owl_clk_regmap_init(pdev, desc); + /* + * FIXME: Reset controller registration should be moved to + * common code, once all SoCs of Owl family supports it. + */ + reset = devm_kzalloc(&pdev->dev, sizeof(*reset), GFP_KERNEL); + if (!reset) + return -ENOMEM; + + reset->rcdev.of_node = pdev->dev.of_node; + reset->rcdev.ops = &owl_reset_ops; + reset->rcdev.nr_resets = desc->num_resets; + reset->reset_map = desc->resets; + reset->regmap = desc->regmap; + + ret = devm_reset_controller_register(&pdev->dev, &reset->rcdev); + if (ret) + dev_err(&pdev->dev, "Failed to register reset controller\n"); + return owl_clk_probe(&pdev->dev, desc->hw_clks); }