From patchwork Thu Jun 24 07:25:32 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 466485 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 43043C49EA7 for ; Thu, 24 Jun 2021 07:25:58 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 2D2C16100A for ; Thu, 24 Jun 2021 07:25:58 +0000 (UTC) Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231582AbhFXH2Q (ORCPT ); Thu, 24 Jun 2021 03:28:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60666 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231569AbhFXH2P (ORCPT ); Thu, 24 Jun 2021 03:28:15 -0400 Received: from mail-pg1-x52f.google.com (mail-pg1-x52f.google.com [IPv6:2607:f8b0:4864:20::52f]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 66B3CC06175F for ; Thu, 24 Jun 2021 00:25:56 -0700 (PDT) Received: by mail-pg1-x52f.google.com with SMTP id d12so3987061pgd.9 for ; Thu, 24 Jun 2021 00:25:56 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=lk4v2x/QqDg9VeTcKEZY8wInplQhrFZZd/r+aGJnAFE=; b=lfu5YojMQmTHg3gKbBaPNCodpOHG+crgoh1W87Qqgd1bef2YmU+vyoXa619lt/HQWt X6tedtfe/oxIG/7AD277TrVM2HuXMC6IgFqqbvGvi3DKzF7Sz2qKkG1xVwi83VbhDkfc sgGzPrlCCOjg4+iaxz+eBQnvSP0rpf+kCyDFdXZyKLb4vKsJhOAXKUeAHHSkD2qGwQWa 9QcjVMgr2P6YeD3y1jSs7GrT0KS1BYLII/7M9IhrH9njIApm3paW4FQPvXbdiz/QUZ2c lCCRLXFE14FrmrdZMa3iMrii1B+mdoFNmMZpXRRw0yyrGv+s1h/q6hS/hmF5qrVOamnt tsoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=lk4v2x/QqDg9VeTcKEZY8wInplQhrFZZd/r+aGJnAFE=; b=LUkMu1W+/fEpAJlp9uGcr0LlWfFHKEPt69N3w4yDrP/nYkKuUNOvKU8WhvQoLV4sOa 7iRvn8bUzB+RtGDHs28pTRn7IATq/MnBJaAGMf95ASPJRI5Hm07vVVKWDnxCi+rfqV6G iXGnGXWh2fbR5N62OqGuQT3kVSfS+8h+cj004R8SuW3A5Tpon9+1GThnWdCibyFqMSqW RjPWNK5ipJK/wwBu626c2W6cpddNDwBeAr6EwFpHRzCSEjPhOWp9yADVfZ8FIudVcWwT fubjwKbGkDWUQB4MsveeQ+bJb7dV7LJWh+aNCcpzXOdSjYwjH+xj/GJThDcuX7FqEbJK DC1w== X-Gm-Message-State: AOAM531B7ljpaHAxAQV7pjJ3vY2YUtcJOtL2WWHSO1lAPWL2+Ji09zWV 5Po6PcVp154WM9479X7oOiFB X-Google-Smtp-Source: ABdhPJyNgYIow+mv3H1MDcm7lN61OKCztTkl9gdR8yqK03Xqpq2UfaWpFQKOedeWDhpan1pGZcoAyA== X-Received: by 2002:a65:610c:: with SMTP id z12mr3570736pgu.453.1624519555883; Thu, 24 Jun 2021 00:25:55 -0700 (PDT) Received: from localhost.localdomain ([120.138.12.173]) by smtp.gmail.com with ESMTPSA id g13sm1923802pfv.65.2021.06.24.00.25.50 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jun 2021 00:25:55 -0700 (PDT) From: Manivannan Sadhasivam To: kishon@ti.com, lorenzo.pieralisi@arm.com, bhelgaas@google.com, robh@kernel.org Cc: devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, smohanad@codeaurora.org, bjorn.andersson@linaro.org, sallenki@codeaurora.org, skananth@codeaurora.org, vpernami@codeaurora.org, vbadigan@codeaurora.org, Manivannan Sadhasivam Subject: [PATCH v4 1/3] dt-bindings: pci: Add devicetree binding for Qualcomm PCIe EP controller Date: Thu, 24 Jun 2021 12:55:32 +0530 Message-Id: <20210624072534.21191-2-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210624072534.21191-1-manivannan.sadhasivam@linaro.org> References: <20210624072534.21191-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add devicetree binding for Qualcomm PCIe EP controller used in platforms like SDX55. The EP controller is based on the Designware core with Qualcomm specific wrappers. Signed-off-by: Manivannan Sadhasivam --- .../devicetree/bindings/pci/qcom,pcie-ep.yaml | 160 ++++++++++++++++++ 1 file changed, 160 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml new file mode 100644 index 000000000000..9110d33809cd --- /dev/null +++ b/Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml @@ -0,0 +1,160 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/qcom,pcie-ep.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Qualcomm PCIe Endpoint Controller binding + +maintainers: + - Manivannan Sadhasivam + +allOf: + - $ref: "pci-ep.yaml#" + +properties: + compatible: + const: qcom,sdx55-pcie-ep + + reg: + items: + - description: Qualcomm specific PARF configuration registers + - description: Designware PCIe registers + - description: External local bus interface registers + - description: Address Translation Unit (ATU) registers + - description: Memory region used to map remote RC address space + - description: BAR memory region + + reg-names: + items: + - const: parf + - const: dbi + - const: elbi + - const: atu + - const: addr_space + - const: mmio + + clocks: + items: + - description: PCIe Auxiliary clock + - description: PCIe CFG AHB clock + - description: PCIe Master AXI clock + - description: PCIe Slave AXI clock + - description: PCIe Slave Q2A AXI clock + - description: PCIe Sleep clock + - description: PCIe Reference clock + + clock-names: + items: + - const: aux + - const: cfg + - const: bus_master + - const: bus_slave + - const: slave_q2a + - const: sleep + - const: ref + + qcom,perst-regs: + description: Reference to a syscon representing TCSR followed by the two + offsets within syscon for Perst enable and Perst separation + enable registers + $ref: "/schemas/types.yaml#/definitions/phandle-array" + items: + minItems: 3 + maxItems: 3 + + interrupts: + items: + - description: PCIe Global interrupt + - description: PCIe Doorbell interrupt + + interrupt-names: + items: + - const: global + - const: doorbell + + reset-gpios: + description: GPIO that is being used as PERST# input signal + maxItems: 1 + + wake-gpios: + description: GPIO that is being used as WAKE# output signal + maxItems: 1 + + resets: + maxItems: 1 + + reset-names: + const: core + + power-domains: + maxItems: 1 + + phys: + maxItems: 1 + + phy-names: + const: pciephy + + num-lanes: + default: 2 + +required: + - compatible + - reg + - reg-names + - clocks + - clock-names + - qcom,perst-regs + - interrupts + - interrupt-names + - reset-gpios + - resets + - reset-names + - power-domains + +unevaluatedProperties: false + +examples: + - | + #include + #include + #include + pcie_ep: pcie-ep@40000000 { + compatible = "qcom,sdx55-pcie-ep"; + reg = <0x01c00000 0x3000>, + <0x40000000 0xf1d>, + <0x40000f20 0xc8>, + <0x40001000 0x1000>, + <0x40002000 0x1000>, + <0x01c03000 0x3000>; + reg-names = "parf", "dbi", "elbi", "atu", "addr_space", + "mmio"; + + clocks = <&gcc GCC_PCIE_AUX_CLK>, + <&gcc GCC_PCIE_CFG_AHB_CLK>, + <&gcc GCC_PCIE_MSTR_AXI_CLK>, + <&gcc GCC_PCIE_SLV_AXI_CLK>, + <&gcc GCC_PCIE_SLV_Q2A_AXI_CLK>, + <&gcc GCC_PCIE_SLEEP_CLK>, + <&gcc GCC_PCIE_0_CLKREF_CLK>; + clock-names = "aux", "cfg", "bus_master", "bus_slave", + "slave_q2a", "sleep", "ref"; + + qcom,perst-regs = <&tcsr 0xb258 0xb270>; + + interrupts = , + ; + interrupt-names = "global", "doorbell"; + reset-gpios = <&tlmm 57 GPIO_ACTIVE_HIGH>; + wake-gpios = <&tlmm 53 GPIO_ACTIVE_LOW>; + resets = <&gcc GCC_PCIE_BCR>; + reset-names = "core"; + power-domains = <&gcc PCIE_GDSC>; + phys = <&pcie0_lane>; + phy-names = "pciephy"; + max-link-speed = <3>; + num-lanes = <2>; + + status = "disabled"; + }; From patchwork Thu Jun 24 07:25:33 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 466337 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp202955jao; Thu, 24 Jun 2021 00:26:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxYp9UupQVrVFHB+7AwtoOCQVhyEHMke6IjgoEA3Hz3vdbNxXjm0NFB7cQd62gTGrpC7gDi X-Received: by 2002:a17:906:d149:: with SMTP id br9mr3816728ejb.508.1624519569174; Thu, 24 Jun 2021 00:26:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624519569; cv=none; d=google.com; s=arc-20160816; b=TSgPfNnRTWdhnUB4qSroTDv1mEegsPs8TOOqA+brxYDYkEI3Yq3ejODxuMO7jTteAq f7Aqza45vbk1bYRxdoUZusYWx57mLkYDMgt3IUsK83gzpaTkvW7wcOKJ3zi9gDJNYC6B eazr9AfsMYM0F8rTDHh/nPPxOEMdmDiLNNk12WF+ymRG6FYkzmkt4ev9GtnjCitubrYf qw2DSCG9vPMqA9NIwTLoh9ux9RDkw7Q3xPG8ZsUI2KckqmC0gMn5h5PhQXvZXxzc/GEy taL9Yuik3F+vtg972GFflGodj/VpSJAoGpwxUEhbXCY3k1Pv5ebM7PDbgpSeBzPXmy7Z yIaQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=FUyE3E75aLEdFExcOigBNmp/lZjtPParLYfWRT7pnt4=; b=MA7EJ7ug4it+jOL6iQMFPmCv9rGUfCeIriAR0G9EbTqEKXlPES5WpBHfxrpSmyJc4V t51LHIzqoQUtZQVjXe7a5mnA1rKHSvUReaNtumr6hIu2iqWWb19qYrCnckKhg155Hlx6 ozRl5cCAAal7uNMc6SYf3KBXrT2zRxePia5bim2XEMMVH0o4X0V2Tbhc8AppyIigtnQ6 SPvNqBReyOcs1u5ZDVkeAmKXNqmh4QGU9i5A5PrAs2V8eEEt/phanRcv0biOAKvZ1DZC xecyc22MkLoS8+KHLS/ynY/OmDmw36ygWOfivTkSCxGOWcsKnttfWrbdFxUUATsvdikk hMzA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KflF+eta; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s11si2223540edq.501.2021.06.24.00.26.09; Thu, 24 Jun 2021 00:26:09 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=KflF+eta; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231560AbhFXH2W (ORCPT + 7 others); Thu, 24 Jun 2021 03:28:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60712 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231601AbhFXH2V (ORCPT ); Thu, 24 Jun 2021 03:28:21 -0400 Received: from mail-pg1-x52b.google.com (mail-pg1-x52b.google.com [IPv6:2607:f8b0:4864:20::52b]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 3DCF6C06175F for ; Thu, 24 Jun 2021 00:26:03 -0700 (PDT) Received: by mail-pg1-x52b.google.com with SMTP id v7so4015770pgl.2 for ; Thu, 24 Jun 2021 00:26:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=FUyE3E75aLEdFExcOigBNmp/lZjtPParLYfWRT7pnt4=; b=KflF+etahxm2JrfVALneEebVQjBefagdp10zLJyhmg0Xjqw6GRO6qEUzbxhGdbzhCV P4SuuNKhpQ/CI+J78F9D218icBxJE6sTX9LkWahnX56ZVcrJ/CqlTmXjGU4MtztiOqFQ WjAn2s1XSY1s77YVoLXClIBRmqakNHeXOzjDsSN6eDutSjPfUMNL3QG4nfzmgOa/dRwq nUJwxykpC15UaUmZt9LElMfzXNhBqbgcQeIN+cn4+P4m5iRXxyC9iu7QRx5yW+KBF9bK EsZhOTiAzcGaNltTlzpBN1pRNpeyrc+NaYqSpNIeC6BgFhLhmcS+SB/bJIBEKLI48Bp8 +UTQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=FUyE3E75aLEdFExcOigBNmp/lZjtPParLYfWRT7pnt4=; b=ro4i1Mu2wJPfUg6Jb28rmcENAfsnf8GxW0d37tjjciyqJQanjNM7O0nCf/sEMm+drc UPTr4WYcmKUp7YGXNBZdRWojFC0gRQh6wkW1edhDIyJ8uq7LVSzvUUNVEufKubGsA3pb HHmhuz5d5bXXqM6vGxHI1pUfGJ86yCJlGtjAXslfywYXZ6yvVTO405gT7RGWJeR/gNcg QY4sCAAt4zfXTK+uWPQ5V1T+FyxcI53w25ZymSbYKtiJG074hd0AwL7fO5lM7gOfxW+t KJ/zFpwXCFT/7fHDd4NMIXgZF5+2e3v5Ej5QVK+iVwNgTZmNQlWh5Tv5FT6gk3d7d3FS Vq8g== X-Gm-Message-State: AOAM531CR4RgF4eBcGh2xaNQ1/H3NrRCbY4xF4SOwzc/Ldd0LcbtkIa7 HgijdLHRsieMBO+3shhzkLS5 X-Received: by 2002:a05:6a00:1acf:b029:305:d2e4:1687 with SMTP id f15-20020a056a001acfb0290305d2e41687mr3738397pfv.50.1624519562404; Thu, 24 Jun 2021 00:26:02 -0700 (PDT) Received: from localhost.localdomain ([120.138.12.173]) by smtp.gmail.com with ESMTPSA id g13sm1923802pfv.65.2021.06.24.00.25.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jun 2021 00:26:02 -0700 (PDT) From: Manivannan Sadhasivam To: kishon@ti.com, lorenzo.pieralisi@arm.com, bhelgaas@google.com, robh@kernel.org Cc: devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, smohanad@codeaurora.org, bjorn.andersson@linaro.org, sallenki@codeaurora.org, skananth@codeaurora.org, vpernami@codeaurora.org, vbadigan@codeaurora.org, Manivannan Sadhasivam Subject: [PATCH v4 2/3] PCI: dwc: Add Qualcomm PCIe Endpoint controller driver Date: Thu, 24 Jun 2021 12:55:33 +0530 Message-Id: <20210624072534.21191-3-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210624072534.21191-1-manivannan.sadhasivam@linaro.org> References: <20210624072534.21191-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add driver support for Qualcomm PCIe Endpoint controller driver based on the Designware core with added Qualcomm specific wrapper around the core. The driver support is very basic such that it supports only enumeration, PCIe read/write, and MSI. There is no ASPM and PM support for now but these will be added later. The driver is capable of using the PERST# and WAKE# side-band GPIOs for operation and written on top of the DWC PCI framework. Co-developed-by: Siddartha Mohanadoss Signed-off-by: Siddartha Mohanadoss [mani: restructured the driver and fixed several bugs for upstream] Signed-off-by: Manivannan Sadhasivam --- drivers/pci/controller/dwc/Kconfig | 10 + drivers/pci/controller/dwc/Makefile | 1 + drivers/pci/controller/dwc/pcie-qcom-ep.c | 751 ++++++++++++++++++++++ 3 files changed, 762 insertions(+) create mode 100644 drivers/pci/controller/dwc/pcie-qcom-ep.c -- 2.25.1 Reported-by: kernel test robot diff --git a/drivers/pci/controller/dwc/Kconfig b/drivers/pci/controller/dwc/Kconfig index 423d35872ce4..eedfe57dadad 100644 --- a/drivers/pci/controller/dwc/Kconfig +++ b/drivers/pci/controller/dwc/Kconfig @@ -180,6 +180,16 @@ config PCIE_QCOM PCIe controller uses the DesignWare core plus Qualcomm-specific hardware wrappers. +config PCIE_QCOM_EP + tristate "Qualcomm PCIe controller - Endpoint mode" + depends on OF && (ARCH_QCOM || COMPILE_TEST) + depends on PCI_ENDPOINT + select PCIE_DW_EP + help + Say Y here to enable support for the PCIe controllers on Qualcomm SoCs + to work in endpoint mode. The PCIe controller uses the DesignWare core + plus Qualcomm-specific hardware wrappers. + config PCIE_ARMADA_8K bool "Marvell Armada-8K PCIe controller" depends on ARCH_MVEBU || COMPILE_TEST diff --git a/drivers/pci/controller/dwc/Makefile b/drivers/pci/controller/dwc/Makefile index eca805c1a023..abb27642d46b 100644 --- a/drivers/pci/controller/dwc/Makefile +++ b/drivers/pci/controller/dwc/Makefile @@ -12,6 +12,7 @@ obj-$(CONFIG_PCI_KEYSTONE) += pci-keystone.o obj-$(CONFIG_PCI_LAYERSCAPE) += pci-layerscape.o obj-$(CONFIG_PCI_LAYERSCAPE_EP) += pci-layerscape-ep.o obj-$(CONFIG_PCIE_QCOM) += pcie-qcom.o +obj-$(CONFIG_PCIE_QCOM_EP) += pcie-qcom-ep.o obj-$(CONFIG_PCIE_ARMADA_8K) += pcie-armada8k.o obj-$(CONFIG_PCIE_ARTPEC6) += pcie-artpec6.o obj-$(CONFIG_PCIE_INTEL_GW) += pcie-intel-gw.o diff --git a/drivers/pci/controller/dwc/pcie-qcom-ep.c b/drivers/pci/controller/dwc/pcie-qcom-ep.c new file mode 100644 index 000000000000..d824eb2e57d9 --- /dev/null +++ b/drivers/pci/controller/dwc/pcie-qcom-ep.c @@ -0,0 +1,751 @@ +// SPDX-License-Identifier: GPL-2.0 +/* + * Qualcomm PCIe Endpoint controller driver + * + * Copyright (c) 2020, The Linux Foundation. All rights reserved. + * Author: Siddartha Mohanadoss +#include +#include +#include +#include +#include +#include +#include +#include + +#include "pcie-designware.h" + +/* PARF registers */ +#define PARF_SYS_CTRL 0x00 +#define PARF_DB_CTRL 0x10 +#define PARF_PM_CTRL 0x20 +#define PARF_MHI_BASE_ADDR_LOWER 0x178 +#define PARF_MHI_BASE_ADDR_UPPER 0x17c +#define PARF_DEBUG_INT_EN 0x190 +#define PARF_AXI_MSTR_RD_HALT_NO_WRITES 0x1a4 +#define PARF_AXI_MSTR_WR_ADDR_HALT 0x1a8 +#define PARF_Q2A_FLUSH 0x1aC +#define PARF_LTSSM 0x1b0 +#define PARF_CFG_BITS 0x210 +#define PARF_INT_ALL_STATUS 0x224 +#define PARF_INT_ALL_CLEAR 0x228 +#define PARF_INT_ALL_MASK 0x22c +#define PARF_SLV_ADDR_MSB_CTRL 0x2c0 +#define PARF_DBI_BASE_ADDR 0x350 +#define PARF_DBI_BASE_ADDR_HI 0x354 +#define PARF_SLV_ADDR_SPACE_SIZE 0x358 +#define PARF_SLV_ADDR_SPACE_SIZE_HI 0x35c +#define PARF_ATU_BASE_ADDR 0x634 +#define PARF_ATU_BASE_ADDR_HI 0x638 +#define PARF_SRIS_MODE 0x644 +#define PARF_DEVICE_TYPE 0x1000 +#define PARF_BDF_TO_SID_CFG 0x2c00 + +/* ELBI registers */ +#define ELBI_SYS_STTS 0x08 + +/* DBI registers */ +#define DBI_CAP_ID_NXT_PTR 0x40 +#define DBI_CON_STATUS 0x44 +#define DBI_DEVICE_CAPABILITIES 0x74 +#define DBI_LINK_CAPABILITIES 0x7c +#define DBI_LINK_CONTROL2_LINK_STATUS2 0xa0 +#define DBI_L1SUB_CAPABILITY 0x234 +#define DBI_ACK_F_ASPM_CTRL 0x70c +#define DBI_GEN3_RELATED_OFF 0x890 +#define DBI_AUX_CLK_FREQ 0xb40 + +#define DBI_L0S_ACCPT_LATENCY_MASK GENMASK(8, 6) +#define DBI_L1_ACCPT_LATENCY_MASK GENMASK(11, 9) +#define DBI_L0S_EXIT_LATENCY_MASK GENMASK(14, 12) +#define DBI_L1_EXIT_LATENCY_MASK GENMASK(17, 15) +#define DBI_ACK_N_FTS_MASK GENMASK(15, 8) + +#define XMLH_LINK_UP 0x400 +#define CORE_RESET_TIME_US_MIN 1000 +#define CORE_RESET_TIME_US_MAX 1005 +#define WAKE_DELAY_US 2000 /* 2 ms */ + +#define to_pcie_ep(x) dev_get_drvdata((x)->dev) + +enum qcom_pcie_ep_link_status { + QCOM_PCIE_EP_LINK_DISABLED, + QCOM_PCIE_EP_LINK_ENABLED, + QCOM_PCIE_EP_LINK_UP, + QCOM_PCIE_EP_LINK_DOWN, +}; + +enum qcom_pcie_ep_irq { + QCOM_PCIE_EP_INT_RESERVED, + QCOM_PCIE_EP_INT_LINK_DOWN, + QCOM_PCIE_EP_INT_BME, + QCOM_PCIE_EP_INT_PM_TURNOFF, + QCOM_PCIE_EP_INT_DEBUG, + QCOM_PCIE_EP_INT_LTR, + QCOM_PCIE_EP_INT_MHI_Q6, + QCOM_PCIE_EP_INT_MHI_A7, + QCOM_PCIE_EP_INT_DSTATE_CHANGE, + QCOM_PCIE_EP_INT_L1SUB_TIMEOUT, + QCOM_PCIE_EP_INT_MMIO_WRITE, + QCOM_PCIE_EP_INT_CFG_WRITE, + QCOM_PCIE_EP_INT_BRIDGE_FLUSH_N, + QCOM_PCIE_EP_INT_LINK_UP, + QCOM_PCIE_EP_INT_AER_LEGACY, + QCOM_PCIE_EP_INT_PLS_ERR, + QCOM_PCIE_EP_INT_PME_LEGACY, + QCOM_PCIE_EP_INT_PLS_PME, + QCOM_PCIE_EP_INT_MAX, +}; + +static struct clk_bulk_data qcom_pcie_ep_clks[] = { + { .id = "cfg" }, + { .id = "aux" }, + { .id = "bus_master" }, + { .id = "bus_slave" }, + { .id = "ref" }, + { .id = "sleep" }, + { .id = "slave_q2a" }, +}; + +struct qcom_pcie_ep { + struct dw_pcie pci; + + void __iomem *parf; + void __iomem *elbi; + void __iomem *mmio; + struct regmap *perst_map; + + struct reset_control *core_reset; + struct gpio_desc *reset; + struct gpio_desc *wake; + struct phy *phy; + + resource_size_t dbi_phys; + resource_size_t atu_phys; + resource_size_t mmio_phys; + u32 mmio_size; + u32 perst_en; + u32 perst_sep_en; + + enum qcom_pcie_ep_link_status link_status; + int global_irq; + int perst_irq; +}; + +static void qcom_pcie_ep_enable_ltssm(struct qcom_pcie_ep *pcie_ep) +{ + u32 reg; + + reg = readl(pcie_ep->parf + PARF_LTSSM); + reg |= BIT(8); + writel(reg, pcie_ep->parf + PARF_LTSSM); +} + +static int qcom_pcie_ep_core_reset(struct qcom_pcie_ep *pcie_ep) +{ + struct dw_pcie *pci = &pcie_ep->pci; + struct device *dev = pci->dev; + int ret; + + ret = reset_control_assert(pcie_ep->core_reset); + if (ret) { + dev_err(dev, "Cannot assert core reset\n"); + return ret; + } + + usleep_range(CORE_RESET_TIME_US_MIN, CORE_RESET_TIME_US_MAX); + + ret = reset_control_deassert(pcie_ep->core_reset); + if (ret) { + dev_err(dev, "Cannot de-assert core reset\n"); + return ret; + } + + usleep_range(CORE_RESET_TIME_US_MIN, CORE_RESET_TIME_US_MAX); + + return 0; +} + +/* + * Delatch PERST_EN and PERST_SEPARATION_ENABLE with TCSR to avoid + * device reset during host reboot and hibernation. The driver is + * expected to handle this situation. + */ +static void qcom_pcie_ep_configure_tcsr(struct qcom_pcie_ep *pcie_ep) +{ + regmap_write(pcie_ep->perst_map, pcie_ep->perst_en, 0); + regmap_write(pcie_ep->perst_map, pcie_ep->perst_sep_en, 0); +} + +static int qcom_pcie_ep_enable_resources(struct qcom_pcie_ep *pcie_ep) +{ + return clk_bulk_prepare_enable(ARRAY_SIZE(qcom_pcie_ep_clks), + qcom_pcie_ep_clks); +} + +static void qcom_pcie_ep_disable_resources(struct qcom_pcie_ep *pcie_ep) +{ + clk_bulk_disable_unprepare(ARRAY_SIZE(qcom_pcie_ep_clks), + qcom_pcie_ep_clks); +} + +static int qcom_pcie_ep_core_init(struct qcom_pcie_ep *pcie_ep) +{ + struct dw_pcie *pci = &pcie_ep->pci; + u32 val; + + /* Disable BDF to SID mapping */ + val = readl(pcie_ep->parf + PARF_BDF_TO_SID_CFG); + val |= BIT(0); + writel(val, pcie_ep->parf + PARF_BDF_TO_SID_CFG); + + /* Enable debug IRQ */ + writel((BIT(3) | BIT(2) | BIT(1)), pcie_ep->parf + PARF_DEBUG_INT_EN); + + /* Configure PCIe to endpoint mode */ + writel(0x0, pcie_ep->parf + PARF_DEVICE_TYPE); + + /* Allow entering L1 state */ + val = readl(pcie_ep->parf + PARF_PM_CTRL); + val &= ~BIT(5); + writel(val, pcie_ep->parf + PARF_PM_CTRL); + + /* Read halts write */ + writel(0x0, pcie_ep->parf + PARF_AXI_MSTR_RD_HALT_NO_WRITES); + /* Write after write halt */ + writel(BIT(31), pcie_ep->parf + PARF_AXI_MSTR_WR_ADDR_HALT); + /* Q2A flush disable */ + writel(0, pcie_ep->parf + PARF_Q2A_FLUSH); + + /* Disable the DBI Wakeup */ + writel(BIT(11), pcie_ep->parf + PARF_SYS_CTRL); + /* Disable the debouncers */ + writel(0x73, pcie_ep->parf + PARF_DB_CTRL); + /* Disable core clock CGC */ + writel(BIT(6), pcie_ep->parf + PARF_SYS_CTRL); + /* Set AUX power to be on */ + writel(BIT(4), pcie_ep->parf + PARF_SYS_CTRL); + /* Request to exit from L1SS for MSI and LTR MSG */ + writel(BIT(1), pcie_ep->parf + PARF_CFG_BITS); + + dw_pcie_dbi_ro_wr_en(pci); + + /* Set the PMC Register - to support PME in D0/D3hot/D3cold */ + val = dw_pcie_readl_dbi(pci, DBI_CAP_ID_NXT_PTR); + val |= BIT(31) | BIT(30) | BIT(27); + dw_pcie_writel_dbi(pci, DBI_CAP_ID_NXT_PTR, val); + + /* Set the Endpoint L0s Acceptable Latency to 1us (max) */ + val = dw_pcie_readl_dbi(pci, DBI_DEVICE_CAPABILITIES); + val |= FIELD_PREP(DBI_L0S_ACCPT_LATENCY_MASK, 0x7); + dw_pcie_writel_dbi(pci, DBI_DEVICE_CAPABILITIES, val); + + /* Set the Endpoint L1 Acceptable Latency to 1us (max) */ + val = dw_pcie_readl_dbi(pci, DBI_DEVICE_CAPABILITIES); + val |= FIELD_PREP(DBI_L1_ACCPT_LATENCY_MASK, 0x7); + dw_pcie_writel_dbi(pci, DBI_DEVICE_CAPABILITIES, val); + + /* Set the L0s Exit Latency to 2us-4us = 0x6 */ + val = dw_pcie_readl_dbi(pci, DBI_LINK_CAPABILITIES); + val |= FIELD_PREP(DBI_L0S_EXIT_LATENCY_MASK, 0x6); + dw_pcie_writel_dbi(pci, DBI_LINK_CAPABILITIES, val); + + /* Set the L1 Exit Latency to be 32us-64 us = 0x6 */ + val = dw_pcie_readl_dbi(pci, DBI_LINK_CAPABILITIES); + val |= FIELD_PREP(DBI_L1_EXIT_LATENCY_MASK, 0x6); + dw_pcie_writel_dbi(pci, DBI_LINK_CAPABILITIES, val); + + /* L1ss is supported */ + val = dw_pcie_readl_dbi(pci, DBI_L1SUB_CAPABILITY); + val |= 0x1f; + dw_pcie_writel_dbi(pci, DBI_L1SUB_CAPABILITY, val); + + /* Enable Clock Power Management */ + val = dw_pcie_readl_dbi(pci, DBI_LINK_CAPABILITIES); + val |= BIT(18); + dw_pcie_writel_dbi(pci, DBI_LINK_CAPABILITIES, val); + + dw_pcie_dbi_ro_wr_dis(pci); + + /* Set FTS value to match the PHY setting */ + val = dw_pcie_readl_dbi(pci, DBI_ACK_F_ASPM_CTRL); + val |= FIELD_PREP(DBI_ACK_N_FTS_MASK, 0x80); + dw_pcie_writel_dbi(pci, DBI_ACK_F_ASPM_CTRL, val); + + writel(0, pcie_ep->parf + PARF_INT_ALL_MASK); + val = BIT(QCOM_PCIE_EP_INT_LINK_DOWN) | + BIT(QCOM_PCIE_EP_INT_BME) | + BIT(QCOM_PCIE_EP_INT_PM_TURNOFF) | + BIT(QCOM_PCIE_EP_INT_DSTATE_CHANGE) | + BIT(QCOM_PCIE_EP_INT_LINK_UP); + writel(val, pcie_ep->parf + PARF_INT_ALL_MASK); + + return 0; +} + +static int qcom_pcie_confirm_linkup(struct dw_pcie *pci) +{ + struct qcom_pcie_ep *pcie_ep = to_pcie_ep(pci); + u32 reg; + + reg = readl(pcie_ep->elbi + ELBI_SYS_STTS); + + return reg & XMLH_LINK_UP; +} + +static int qcom_pcie_start_link(struct dw_pcie *pci) +{ + struct qcom_pcie_ep *pcie_ep = to_pcie_ep(pci); + + enable_irq(pcie_ep->perst_irq); + + return 0; +} + +static void qcom_pcie_stop_link(struct dw_pcie *pci) +{ + struct qcom_pcie_ep *pcie_ep = to_pcie_ep(pci); + + disable_irq(pcie_ep->perst_irq); +} + +static int qcom_pcie_establish_link(struct dw_pcie *pci) +{ + struct qcom_pcie_ep *pcie_ep = to_pcie_ep(pci); + struct device *dev = pci->dev; + int ret; + + ret = qcom_pcie_ep_enable_resources(pcie_ep); + if (ret) + return ret; + + ret = qcom_pcie_ep_core_reset(pcie_ep); + if (ret) + goto err_disable_resources; + + ret = phy_init(pcie_ep->phy); + if (ret) + goto err_disable_resources; + + ret = phy_power_on(pcie_ep->phy); + if (ret) + goto err_phy_exit; + + /* Assert WAKE# to RC to indicate device is ready */ + gpiod_set_value_cansleep(pcie_ep->wake, 1); + usleep_range(WAKE_DELAY_US, WAKE_DELAY_US + 500); + gpiod_set_value_cansleep(pcie_ep->wake, 0); + + qcom_pcie_ep_configure_tcsr(pcie_ep); + + ret = qcom_pcie_ep_core_init(pcie_ep); + if (ret) { + dev_err(dev, "Failed to init controller: %d\n", ret); + goto err_phy_power_off; + } + + ret = dw_pcie_ep_init_complete(&pcie_ep->pci.ep); + if (ret) { + dev_err(dev, "Failed to complete initialization: %d\n", ret); + goto err_phy_power_off; + } + + /* + * The physical address of the MMIO region which is exposed as the BAR + * should be written to MHI BASE registers. + */ + writel(pcie_ep->mmio_phys, pcie_ep->parf + PARF_MHI_BASE_ADDR_LOWER); + writel(0, pcie_ep->parf + PARF_MHI_BASE_ADDR_UPPER); + + dw_pcie_ep_init_notify(&pcie_ep->pci.ep); + + qcom_pcie_ep_enable_ltssm(pcie_ep); + + return 0; + +err_phy_power_off: + phy_power_off(pcie_ep->phy); +err_phy_exit: + phy_exit(pcie_ep->phy); +err_disable_resources: + qcom_pcie_ep_disable_resources(pcie_ep); + + return ret; +} + +static void qcom_pcie_disable_link(struct dw_pcie *pci) +{ + struct qcom_pcie_ep *pcie_ep = to_pcie_ep(pci); + struct device *dev = pci->dev; + + if (pcie_ep->link_status == QCOM_PCIE_EP_LINK_DISABLED) { + dev_dbg(dev, "Link is already disabled\n"); + return; + } + + phy_power_off(pcie_ep->phy); + phy_exit(pcie_ep->phy); + qcom_pcie_ep_disable_resources(pcie_ep); + pcie_ep->link_status = QCOM_PCIE_EP_LINK_DISABLED; +} + +/* Common DWC controller ops */ +static const struct dw_pcie_ops pci_ops = { + .link_up = qcom_pcie_confirm_linkup, + .start_link = qcom_pcie_start_link, + .stop_link = qcom_pcie_stop_link, +}; + +static int qcom_pcie_ep_get_io_resources(struct platform_device *pdev, + struct qcom_pcie_ep *pcie_ep) +{ + struct device *dev = &pdev->dev; + struct dw_pcie *pci = &pcie_ep->pci; + struct device_node *syscon; + struct resource *res; + int ret; + + pcie_ep->parf = devm_platform_ioremap_resource_byname(pdev, "parf"); + if (IS_ERR(pcie_ep->parf)) + return PTR_ERR(pcie_ep->parf); + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "dbi"); + pci->dbi_base = devm_pci_remap_cfg_resource(dev, res); + if (IS_ERR(pci->dbi_base)) + return PTR_ERR(pci->dbi_base); + pci->dbi_base2 = pci->dbi_base; + pcie_ep->dbi_phys = res->start; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "elbi"); + pcie_ep->elbi = devm_pci_remap_cfg_resource(dev, res); + if (IS_ERR(pcie_ep->elbi)) + return PTR_ERR(pcie_ep->elbi); + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "atu"); + pci->atu_base = devm_pci_remap_cfg_resource(dev, res); + if (IS_ERR(pci->atu_base)) + return PTR_ERR(pci->atu_base); + pcie_ep->atu_phys = res->start; + + res = platform_get_resource_byname(pdev, IORESOURCE_MEM, "mmio"); + pcie_ep->mmio = devm_ioremap_resource(dev, res); + if (IS_ERR(pcie_ep->mmio)) + return PTR_ERR(pcie_ep->mmio); + pcie_ep->mmio_phys = res->start; + pcie_ep->mmio_size = resource_size(res); + + syscon = of_parse_phandle(dev->of_node, "qcom,perst-regs", 0); + if (!syscon) { + dev_err(dev, "Failed to parse qcom,perst-regs\n"); + return -EINVAL; + } + + pcie_ep->perst_map = syscon_node_to_regmap(syscon); + of_node_put(syscon); + if (IS_ERR(pcie_ep->perst_map)) + return PTR_ERR(pcie_ep->perst_map); + + ret = of_property_read_u32_index(dev->of_node, "qcom,perst-regs", + 1, &pcie_ep->perst_en); + if (ret < 0) { + dev_err(dev, "No Perst Enable offset in syscon\n"); + return ret; + } + + ret = of_property_read_u32_index(dev->of_node, "qcom,perst-regs", + 2, &pcie_ep->perst_sep_en); + if (ret < 0) { + dev_err(dev, "No Perst Separation Enable offset in syscon\n"); + return ret; + } + + return 0; +} + +static int qcom_pcie_ep_get_resources(struct platform_device *pdev, + struct qcom_pcie_ep *pcie_ep) +{ + struct device *dev = &pdev->dev; + int ret; + + ret = qcom_pcie_ep_get_io_resources(pdev, pcie_ep); + if (ret) { + dev_err(&pdev->dev, "Failed to get io resources %d\n", ret); + return ret; + } + + ret = devm_clk_bulk_get(dev, ARRAY_SIZE(qcom_pcie_ep_clks), + qcom_pcie_ep_clks); + if (ret) + return ret; + + pcie_ep->core_reset = devm_reset_control_get_exclusive(dev, "core"); + if (IS_ERR(pcie_ep->core_reset)) + return PTR_ERR(pcie_ep->core_reset); + + pcie_ep->reset = devm_gpiod_get(dev, "reset", GPIOD_IN); + if (IS_ERR(pcie_ep->reset)) + return PTR_ERR(pcie_ep->reset); + + pcie_ep->wake = devm_gpiod_get_optional(dev, "wake", GPIOD_OUT_LOW); + if (IS_ERR(pcie_ep->wake)) + return PTR_ERR(pcie_ep->wake); + + pcie_ep->phy = devm_phy_optional_get(&pdev->dev, "pciephy"); + if (IS_ERR(pcie_ep->phy)) + ret = PTR_ERR(pcie_ep->phy); + + return ret; +} + +/* TODO: Notify clients about PCIe state change */ +static irqreturn_t qcom_pcie_ep_global_threaded_irq(int irq, void *data) +{ + struct qcom_pcie_ep *pcie_ep = data; + struct dw_pcie *pci = &pcie_ep->pci; + struct device *dev = pci->dev; + unsigned long status = readl(pcie_ep->parf + PARF_INT_ALL_STATUS); + u32 mask = readl(pcie_ep->parf + PARF_INT_ALL_MASK); + u32 dstate, event, val; + + writel(status, pcie_ep->parf + PARF_INT_ALL_CLEAR); + status &= mask; + + for_each_set_bit(event, &status, QCOM_PCIE_EP_INT_MAX) { + switch (event) { + case QCOM_PCIE_EP_INT_LINK_DOWN: + dev_dbg(dev, "Received Linkdown event\n"); + pcie_ep->link_status = QCOM_PCIE_EP_LINK_DOWN; + break; + case QCOM_PCIE_EP_INT_BME: + dev_dbg(dev, "Received BME event. Link is enabled!\n"); + pcie_ep->link_status = QCOM_PCIE_EP_LINK_ENABLED; + break; + case QCOM_PCIE_EP_INT_PM_TURNOFF: + dev_dbg(dev, "Received PM Turn-off event! Entering L23\n"); + val = readl(pcie_ep->parf + PARF_PM_CTRL); + val |= BIT(2); + writel(val, pcie_ep->parf + PARF_PM_CTRL); + break; + case QCOM_PCIE_EP_INT_DSTATE_CHANGE: + dstate = dw_pcie_readl_dbi(pci, DBI_CON_STATUS) & 0x3; + dev_dbg(dev, "Received D%d state event\n", dstate); + if (dstate == 3) { + val = readl(pcie_ep->parf + PARF_PM_CTRL); + val |= BIT(1); + writel(val, pcie_ep->parf + PARF_PM_CTRL); + } + break; + case QCOM_PCIE_EP_INT_LINK_UP: + dev_dbg(dev, "Received Linkup event. Enumeration complete!\n"); + dw_pcie_ep_linkup(&pci->ep); + pcie_ep->link_status = QCOM_PCIE_EP_LINK_UP; + break; + default: + dev_dbg(dev, "Received unknown event: %d\n", event); + break; + } + } + + return IRQ_HANDLED; +} + +static irqreturn_t qcom_pcie_ep_perst_threaded_irq(int irq, void *data) +{ + struct qcom_pcie_ep *pcie_ep = data; + struct dw_pcie *pci = &pcie_ep->pci; + struct device *dev = pci->dev; + u32 perst; + + perst = gpiod_get_value(pcie_ep->reset); + + if (perst) { + dev_dbg(dev, "PERST de-asserted by host. Starting link training!\n"); + qcom_pcie_establish_link(pci); + } else { + dev_dbg(dev, "PERST asserted by host. Shutting down the PCIe link!\n"); + qcom_pcie_disable_link(pci); + } + + irq_set_irq_type(gpiod_to_irq(pcie_ep->reset), + (perst ? IRQF_TRIGGER_LOW : IRQF_TRIGGER_HIGH)); + + return IRQ_HANDLED; +} + +static int qcom_pcie_ep_enable_irq_resources(struct platform_device *pdev, + struct qcom_pcie_ep *pcie_ep) +{ + int irq, ret; + + irq = platform_get_irq_byname(pdev, "global"); + if (irq < 0) { + dev_err(&pdev->dev, "Failed to get Global IRQ\n"); + return irq; + } + + ret = devm_request_threaded_irq(&pdev->dev, irq, NULL, + qcom_pcie_ep_global_threaded_irq, + IRQF_ONESHOT, + "global_irq", pcie_ep); + if (ret) { + dev_err(&pdev->dev, "Failed to request Global IRQ\n"); + return ret; + } + + pcie_ep->perst_irq = gpiod_to_irq(pcie_ep->reset); + irq_set_status_flags(pcie_ep->perst_irq, IRQ_NOAUTOEN); + ret = devm_request_threaded_irq(&pdev->dev, pcie_ep->perst_irq, NULL, + qcom_pcie_ep_perst_threaded_irq, + IRQF_TRIGGER_HIGH | IRQF_ONESHOT, + "perst_irq", pcie_ep); + if (ret) { + dev_err(&pdev->dev, "Failed to request PERST IRQ\n"); + disable_irq(irq); + return ret; + } + + return 0; +} + +static int qcom_pcie_ep_raise_irq(struct dw_pcie_ep *ep, u8 func_no, + enum pci_epc_irq_type type, u16 interrupt_num) +{ + struct dw_pcie *pci = to_dw_pcie_from_ep(ep); + + switch (type) { + case PCI_EPC_IRQ_LEGACY: + return dw_pcie_ep_raise_legacy_irq(ep, func_no); + case PCI_EPC_IRQ_MSI: + return dw_pcie_ep_raise_msi_irq(ep, func_no, interrupt_num); + default: + dev_err(pci->dev, "Unknown IRQ type\n"); + return -EINVAL; + } +} + +static const struct pci_epc_features qcom_pcie_epc_features = { + .linkup_notifier = true, + .core_init_notifier = true, + .msi_capable = true, + .msix_capable = false, +}; + +static const struct pci_epc_features * +qcom_pcie_epc_get_features(struct dw_pcie_ep *pci_ep) +{ + return &qcom_pcie_epc_features; +} + +static void qcom_pcie_ep_init(struct dw_pcie_ep *ep) +{ + struct dw_pcie *pci = to_dw_pcie_from_ep(ep); + enum pci_barno bar; + + for (bar = BAR_0; bar <= BAR_5; bar++) + dw_pcie_ep_reset_bar(pci, bar); +} + +static struct dw_pcie_ep_ops pci_ep_ops = { + .ep_init = qcom_pcie_ep_init, + .raise_irq = qcom_pcie_ep_raise_irq, + .get_features = qcom_pcie_epc_get_features, +}; + +static int qcom_pcie_ep_probe(struct platform_device *pdev) +{ + struct device *dev = &pdev->dev; + struct qcom_pcie_ep *pcie_ep; + int ret; + + pcie_ep = devm_kzalloc(dev, sizeof(*pcie_ep), GFP_KERNEL); + if (!pcie_ep) + return -ENOMEM; + + pcie_ep->pci.dev = dev; + pcie_ep->pci.ops = &pci_ops; + pcie_ep->pci.ep.ops = &pci_ep_ops; + platform_set_drvdata(pdev, pcie_ep); + + ret = qcom_pcie_ep_get_resources(pdev, pcie_ep); + if (ret) + return ret; + + ret = qcom_pcie_ep_enable_resources(pcie_ep); + if (ret) + return ret; + + ret = qcom_pcie_ep_core_reset(pcie_ep); + if (ret) + goto err_disable_resources; + + ret = phy_init(pcie_ep->phy); + if (ret) + goto err_disable_resources; + + /* PHY needs to be powered on for dw_pcie_ep_init() */ + ret = phy_power_on(pcie_ep->phy); + if (ret) + goto err_phy_exit; + + ret = dw_pcie_ep_init(&pcie_ep->pci.ep); + if (ret) { + dev_err(dev, "Failed to initialize endpoint:%d\n", ret); + goto err_phy_power_off; + } + + ret = qcom_pcie_ep_enable_irq_resources(pdev, pcie_ep); + if (ret) + goto err_phy_power_off; + + return 0; + +err_phy_power_off: + phy_power_off(pcie_ep->phy); +err_phy_exit: + phy_exit(pcie_ep->phy); +err_disable_resources: + qcom_pcie_ep_disable_resources(pcie_ep); + + return ret; +} + +static int qcom_pcie_ep_remove(struct platform_device *pdev) +{ + struct qcom_pcie_ep *pcie_ep = platform_get_drvdata(pdev); + + if (pcie_ep->link_status == QCOM_PCIE_EP_LINK_DISABLED) + return 0; + + phy_power_off(pcie_ep->phy); + phy_exit(pcie_ep->phy); + qcom_pcie_ep_disable_resources(pcie_ep); + + return 0; +} + +static const struct of_device_id qcom_pcie_ep_match[] = { + { .compatible = "qcom,sdx55-pcie-ep", }, + { } +}; + +static struct platform_driver qcom_pcie_ep_driver = { + .probe = qcom_pcie_ep_probe, + .remove = qcom_pcie_ep_remove, + .driver = { + .name = "qcom-pcie-ep", + .of_match_table = qcom_pcie_ep_match, + }, +}; +builtin_platform_driver(qcom_pcie_ep_driver); + +MODULE_AUTHOR("Siddartha Mohanadoss "); +MODULE_AUTHOR("Manivannan Sadhasivam "); +MODULE_DESCRIPTION("Qualcomm PCIe Endpoint controller driver"); +MODULE_LICENSE("GPL v2"); From patchwork Thu Jun 24 07:25:34 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 466338 Delivered-To: patch@linaro.org Received: by 2002:a02:c94a:0:0:0:0:0 with SMTP id u10csp203080jao; Thu, 24 Jun 2021 00:26:18 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxNg6oGPzoEUBLjYNRQVqZ6Wg9w9/OsNJ5eCG4FJb7gbiWGzMcl8x7Xb0AADmchLquzBqzY X-Received: by 2002:a17:906:f285:: with SMTP id gu5mr3962459ejb.226.1624519578025; Thu, 24 Jun 2021 00:26:18 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624519578; cv=none; d=google.com; s=arc-20160816; b=wYUSmwUFRIl0rr6fHu5Zx2jN5jQk2+NAo64agl0vOciLQmn5nKu3QAaxpcaZxrhzLu 7RwSOc8D8pIHWThdHP74pWTtSFY5tOyJPem+UqD7f98DUBt9cr36LlQJPBOSpsMJTXh5 H4ZnBiGU5bDejbvr7Pd1LfPWRWuH0E4bll6G8YfTIvVnJO9teONcHA5FBS1L4S2NH+Ek I12R88Db6o7dnhNBcD3YZbuAxkU884UQhWwXCETfkd8tkew5WaYKf0Mgr7vzL/oqmD0l a8v4MrYkB0dwiJ4JP0msH+QcKp66Xgmgz2D2ALDJHa7kPVXgvXnUlUvQqXv0YGbp2l05 v0Lw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=MBGbqvseaowVXgAUsLtxjTmL1uju2aQqqvQPrdOEUMI=; b=x1gP9yODVzia6zdfm5TF5ZDRiIex/8VW6JtG5ByeEnTAgZWUMONnAogkaGgLOIjd1e JxW9uMNBbPS9Ze1X3WCUxiuebsM6sGJ8W7fT9dxCnrdfYMBqEwO9vQpXI8o9fLGFNWLP vU0BEcbeL2U8khSpCPAfQd3tI4/76TEiINlFgS/PnwkFJ5cblRx/TDNO5RBUEolHdBMX QF8G8lopnNCVPV49tL5AvJRClxCn9joL4p0TXmRHLt6t66CvlOcxWQ+0h4a9daGj85vB IttbJsB3wUIjiClJPse765wQ7WsmxLHk2qn76LwQG+KM+YFVmwsHNQ7j1WaLDGtBdlns zYaQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rfeNjALn; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s11si2223540edq.501.2021.06.24.00.26.17; Thu, 24 Jun 2021 00:26:18 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=rfeNjALn; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S231635AbhFXH2e (ORCPT + 7 others); Thu, 24 Jun 2021 03:28:34 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60760 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S231585AbhFXH2a (ORCPT ); Thu, 24 Jun 2021 03:28:30 -0400 Received: from mail-pj1-x102d.google.com (mail-pj1-x102d.google.com [IPv6:2607:f8b0:4864:20::102d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4654DC061787 for ; Thu, 24 Jun 2021 00:26:09 -0700 (PDT) Received: by mail-pj1-x102d.google.com with SMTP id x21-20020a17090aa395b029016e25313bfcso2925769pjp.2 for ; Thu, 24 Jun 2021 00:26:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=MBGbqvseaowVXgAUsLtxjTmL1uju2aQqqvQPrdOEUMI=; b=rfeNjALnsdRnocOgQep2/GLYnJGjRc1WjxIn1Xc02z4Wk6smdmyeDss8WDcsTLPIfL Myr57xBgLa0KylpBWSZXBKQVvSTRuJF8pJtWd2XRkxmzm9vJeAtYlRm/EeTI5kPejveX YUmv4GI8LCPqbS/zIX1fCe2IXo1MR4AnGEUJ4sE0B4PpSYs7LxofCZwig44hSKLNHUrB YB9EwLXewAx6BQYeCyyGZ9iNaihebdvwvtaEPErNYiZetLqJVFg1iKec/QT8bCUDEH0y 2mhdXGndkdexIRV1t4Gcvyf0idaUv1OQWbAof50y9n5zh1BIxOdRpee3Ynzc4BU4JOh4 o+TA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=MBGbqvseaowVXgAUsLtxjTmL1uju2aQqqvQPrdOEUMI=; b=JIoUB+4I5g/1OSj1iLC5b/UqBq/D3CeUwBcbEKv9OzXlKau789h4toTFhfICLKFOo2 kGCzoIRd07vtKxTHv+qEUUigSSYSbaxqbrrlwTAt3T+QEP74KkXHjEZqyzAn6MVeBcfa J+2hBoG235lvtmzJES6acRL22fCWPI8BaKqTiyMjH3/jKPvRbXjQbmAo/DQ3LbHPqJ+x Ltr5ViU4xRLwB07vtYMINBlzOJoipVCn6gFrb+dSfesMEgJSZTWWEuCbX+Akk+6+CJ1c PLNqDORnCN+IO/4CoAG0iaWCpywhlggkyvuA3GTFRWmjIM0zDUv+xxoneu8mxXWoeVHj 91Pg== X-Gm-Message-State: AOAM533/t+D+jlTkSd3MpxCQ6RuK3v8c41dzo/clViFsiUj6HHK4sQgk djifcQn8UgsxBYyWprASQU1+ X-Received: by 2002:a17:902:a981:b029:116:a139:6054 with SMTP id bh1-20020a170902a981b0290116a1396054mr3143757plb.60.1624519568820; Thu, 24 Jun 2021 00:26:08 -0700 (PDT) Received: from localhost.localdomain ([120.138.12.173]) by smtp.gmail.com with ESMTPSA id g13sm1923802pfv.65.2021.06.24.00.26.02 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 24 Jun 2021 00:26:08 -0700 (PDT) From: Manivannan Sadhasivam To: kishon@ti.com, lorenzo.pieralisi@arm.com, bhelgaas@google.com, robh@kernel.org Cc: devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, hemantk@codeaurora.org, smohanad@codeaurora.org, bjorn.andersson@linaro.org, sallenki@codeaurora.org, skananth@codeaurora.org, vpernami@codeaurora.org, vbadigan@codeaurora.org, Manivannan Sadhasivam Subject: [PATCH v4 3/3] MAINTAINERS: Add entry for Qualcomm PCIe Endpoint driver and binding Date: Thu, 24 Jun 2021 12:55:34 +0530 Message-Id: <20210624072534.21191-4-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20210624072534.21191-1-manivannan.sadhasivam@linaro.org> References: <20210624072534.21191-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add MAINTAINERS entry for Qualcomm PCIe Endpoint driver and its devicetree binding. While at it, let's also fix the PCIE RC entry to cover only the RC driver. Signed-off-by: Manivannan Sadhasivam --- MAINTAINERS | 10 +++++++++- 1 file changed, 9 insertions(+), 1 deletion(-) -- 2.25.1 diff --git a/MAINTAINERS b/MAINTAINERS index bd7aff0c120f..cdd370138b9f 100644 --- a/MAINTAINERS +++ b/MAINTAINERS @@ -14254,7 +14254,15 @@ M: Stanimir Varbanov L: linux-pci@vger.kernel.org L: linux-arm-msm@vger.kernel.org S: Maintained -F: drivers/pci/controller/dwc/*qcom* +F: drivers/pci/controller/dwc/pcie-qcom.c + +PCIE ENDPOINT DRIVER FOR QUALCOMM +M: Manivannan Sadhasivam +L: linux-pci@vger.kernel.org +L: linux-arm-msm@vger.kernel.org +S: Maintained +F: Documentation/devicetree/bindings/pci/qcom,pcie-ep.yaml +F: drivers/pci/controller/dwc/pcie-qcom-ep.c PCIE DRIVER FOR ROCKCHIP M: Shawn Lin