From patchwork Mon May 15 05:54:21 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Guodong Xu X-Patchwork-Id: 99770 Delivered-To: patch@linaro.org Received: by 10.140.96.100 with SMTP id j91csp1397102qge; Sun, 14 May 2017 22:55:01 -0700 (PDT) X-Received: by 10.84.229.143 with SMTP id c15mr6071009plk.27.1494827700976; Sun, 14 May 2017 22:55:00 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1494827700; cv=none; d=google.com; s=arc-20160816; b=MCKAyFcspI/kTDTdj9hgaKCfh+lpw0kE+7mMlxVWcOKmm/i7nq+hzA58nn8kJmN4Db YuPesg6A1Gu/hMht7EmtvMCxIAHDSGo6z2wV3RMykv93m6mI9BRKmdFXvmX8PIUfcCbM p/8gy/tMzBUoBgByAEnzn6cZ4zS1CfNK7QMVIr36QE3p5CnWydjTyaXcY76thgFZ9RqJ bPbSuOwAxkWGbOuIdYsbPtplq8aUPgTJzaB9XGSz3z+hERESWrEsQiBN5ButWjLy3Ih4 zX0vQEpOTlix7UqInx0OgEurN9qmxZr9WNXhgITJnPuzYDHsyzOJFvGepyLrEPJnItBT dS/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=BvHQqn9Jt4NEJ++huXgSYw5OBjUsDU+84yN8R2e1lJY=; b=QUDAjv2ehrkG5eJniQO2su8sGwDdQVK5JQB8uim34UW5Jlglaqf4iL1rLd2Wg/RVBt Wf5G41T5VCWYmzPcvxOFNgj7VXxCmOiwei3467qpyfOrVWR/n2+tASmrRzhE5hCTWMsH 9+PFxbYQ3kPAHgJv0tWPXNWQuCLLMFX09HZNWYzU3Ah80ZNlpa8/xTgLzAUgfaqlRB9/ EKuyn8kSpNUDIjIEw1NkrDNfGIGm4waXZMH79yrw8n6FNs3kbIF0XhSIdbxNNWtcBL3W Wta0whFLqzk2lUyHOUP91FaJ4wBQQBIyauuLfju89rrm466c8viqneQaAGrOhSTdPadK bj3w== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g10si9801374pfg.199.2017.05.14.22.55.00; Sun, 14 May 2017 22:55:00 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759017AbdEOFy7 (ORCPT + 7 others); Mon, 15 May 2017 01:54:59 -0400 Received: from mail-pf0-f178.google.com ([209.85.192.178]:33457 "EHLO mail-pf0-f178.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1758968AbdEOFy6 (ORCPT ); Mon, 15 May 2017 01:54:58 -0400 Received: by mail-pf0-f178.google.com with SMTP id e193so57329801pfh.0 for ; Sun, 14 May 2017 22:54:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=eF1NCHRdgYeSwUw/BUsdYReuItV1TCgRBZS89MNcBOk=; b=ia+cc9lpENR8QEGwE9JaquEvmIQbE3FB4OvZ41EvcpHA9kJTbvryRk3UeiiCvHdA/h qqtorc9DTifPiIDGWgk+f6BOr40xcw7rs7tTVaG1P6lyn+UKJ019yPOkFRIVl84VVptX gv3puW/h5dHySbezEQX3862ydH62aK1NaxihQ= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=eF1NCHRdgYeSwUw/BUsdYReuItV1TCgRBZS89MNcBOk=; b=GSOXs574xGueov/xCgcGWV6jMK7QOLF5kNHscOfG9XlvW4YKMUxJdwncFeBe/uenns BsJs7BB/3lrvWntrHilBXEbV6kMpgIXWiblFGTImn/C24gPa+Mx2bgKLloaNXNCjt/SL 6xzxE7UXpTLXMVfom8oiKY0nnTC1Phw5q7D7VCz+GTi/Fyh3GGKXOqUC15KVsCOGRGkN B9iA/vdYT81/DfcjnPpPdr6NW4UQqaIp1LSMc1OoqaIrzy6cXL0cdWnkGUAoBIvqLjBb Xbh8w5d0NKSYj2DdmjpSWvCsNk2mwEPMRMQjINzxQXlmVcO4ijHGCYBT/CP3JWPVUDfe J0fA== X-Gm-Message-State: AODbwcDsbRrX5rs9fCte+BL0Rwtm5Avugj4uaL1pl4NoLV0edzbSWVfh kqmYn4f+7YjkC76n X-Received: by 10.98.212.66 with SMTP id u2mr4412888pfl.73.1494827697634; Sun, 14 May 2017 22:54:57 -0700 (PDT) Received: from localhost.localdomain ([45.56.159.87]) by smtp.gmail.com with ESMTPSA id t5sm17315105pgo.48.2017.05.14.22.54.53 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Sun, 14 May 2017 22:54:56 -0700 (PDT) From: Guodong Xu To: mturquette@baylibre.com, sboyd@codeaurora.org, robh+dt@kernel.org, mark.rutland@arm.com, guodong.xu@linaro.org, chenjun14@huawei.com, zhongkaihua@huawei.com, zhangfei.gao@linaro.org, leo.yan@linaro.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, devicetree@vger.kernel.org, John Stultz Subject: [PATCH 1/3] clk: hi3660: fix wrong parent name of clk_mux_sysbus Date: Mon, 15 May 2017 13:54:21 +0800 Message-Id: <20170515055423.1803-1-guodong.xu@linaro.org> X-Mailer: git-send-email 2.10.2 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Chen Jun Parent name of clk_mux_sysbus is not correct. This patch fixes it. Signed-off-by: Chen Jun Signed-off-by: John Stultz Signed-off-by: Guodong Xu --- drivers/clk/hisilicon/clk-hi3660.c | 6 ++++-- 1 file changed, 4 insertions(+), 2 deletions(-) -- 2.10.2 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/drivers/clk/hisilicon/clk-hi3660.c b/drivers/clk/hisilicon/clk-hi3660.c index 96a9697..143ce0c 100644 --- a/drivers/clk/hisilicon/clk-hi3660.c +++ b/drivers/clk/hisilicon/clk-hi3660.c @@ -206,6 +206,8 @@ static const struct hisi_gate_clock hi3660_crgctrl_gate_clks[] = { }; static const char *const +clk_mux_sysbus_p[] = {"clk_ppll1", "clk_ppll0"}; +static const char *const clk_mux_sdio_sys_p[] = {"clk_factor_mmc", "clk_div_sdio",}; static const char *const clk_mux_sd_sys_p[] = {"clk_factor_mmc", "clk_div_sd",}; @@ -239,8 +241,8 @@ static const char *const clk_mux_i2c_p[] = {"clkin_sys", "clk_div_i2c",}; static const struct hisi_mux_clock hi3660_crgctrl_mux_clks[] = { - { HI3660_CLK_MUX_SYSBUS, "clk_mux_sysbus", clk_mux_sdio_sys_p, - ARRAY_SIZE(clk_mux_sdio_sys_p), CLK_SET_RATE_PARENT, 0xac, 0, 1, + { HI3660_CLK_MUX_SYSBUS, "clk_mux_sysbus", clk_mux_sysbus_p, + ARRAY_SIZE(clk_mux_sysbus_p), CLK_SET_RATE_PARENT, 0xac, 0, 1, CLK_MUX_HIWORD_MASK, }, { HI3660_CLK_MUX_UART0, "clk_mux_uart0", clk_mux_uart0_p, ARRAY_SIZE(clk_mux_uart0_p), CLK_SET_RATE_PARENT, 0xac, 2, 1,