From patchwork Mon Nov 12 08:05:55 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 150794 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2858889ljp; Mon, 12 Nov 2018 00:02:10 -0800 (PST) X-Google-Smtp-Source: AJdET5cStUqnkEnhlSqeqsIwf8/TStV+PoPRzjtMmzVky5OueTO6t4tQMLAwQi6zii5tiyGnzqZV X-Received: by 2002:a63:e711:: with SMTP id b17mr5512586pgi.363.1542009730597; Mon, 12 Nov 2018 00:02:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542009730; cv=none; d=google.com; s=arc-20160816; b=NPxwiPTs6VSdCoFyJm+PCEVfkn2IxU9341M+GhWAWVKjcstBJyqu5d+8f/21m7V1hs VRMwxlgf8l3HV35+q1Q97aepeeiwuTpCe/pJinUqQ7n8SlqIt8/j9khIpErwY2vsTbfo A1h8MOX+ViClmS1Pfqjc6JN44yTGkFAEu6N64XszUTSJHDhWnpJyCalg1jIVJIBIYrSG QmkdJvyK91niQ95LXlshe5VlYwDuX2tTQVoxv8ywVYq6VSF0Za4mHh/kfecVvabQrEFV R2zDT3WnSJbVlFSUi2NBvrhTbUCSVoYKDSEgGK1RN4XN6SUCxhmE+jYlQfWRQM6XdRrb Dd+g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=1etsSWfK+dYrvJcyqIxcEuivpRmFukZsShZNkNSmLLg=; b=FXgfnUTfDBT03cRNMlfv1fPL5XV5Q9s7VPSMfOTVnd/MkUarbVBndOohrkRYj8PvMo iwEeLEXEydBbGIdPpdoAoRutwZm+rKbxpDg9PqPK34SEHt68Y3j4HDwZu4W0kHROye0q dymL4IJtTsn/8mRacP44pYT1AkuRwsvnsxP6skYo4lKGpGAFMOrrH4ujwy9DcJLqDlvW uyMEE1qHhdo0nCU2VNX1oOXbdYPOxa6eqvpDcPViEOEchohumHrwNrK7yFincIXopaTX V4xSdX26FrKqhkiPKxAiMaHdot/kHt1JjaevjTCgpb/eSb0MxjoH6d/kUYpxm9B2O40l Xr6w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DdXlVZ2B; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p3-v6si17134392pld.119.2018.11.12.00.02.10; Mon, 12 Nov 2018 00:02:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=DdXlVZ2B; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728746AbeKLRyM (ORCPT + 6 others); Mon, 12 Nov 2018 12:54:12 -0500 Received: from mail-pl1-f195.google.com ([209.85.214.195]:39982 "EHLO mail-pl1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728726AbeKLRyL (ORCPT ); Mon, 12 Nov 2018 12:54:11 -0500 Received: by mail-pl1-f195.google.com with SMTP id q19-v6so3937461pll.7 for ; Mon, 12 Nov 2018 00:02:08 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=1etsSWfK+dYrvJcyqIxcEuivpRmFukZsShZNkNSmLLg=; b=DdXlVZ2BWgVHh5sAA1aKJSjdb1T9D6baEClN0xUcgjzHGFf1sSM/UhUBE37Yyy6Y5K jCAU/Z3AaNFnQRkXNE8CwixxHCOXKFJ62G5UldAMe9DLS3cnp1jPj+waSIwK+reNio6/ GmPRs0F5oqwydbg4al76NylHpebSAiVJluj3s= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=1etsSWfK+dYrvJcyqIxcEuivpRmFukZsShZNkNSmLLg=; b=iZIcvXMjJali7r8bXn4zi8zxNeodVpGKswxLd6T4qxrZWnJ0ZuMDLhZzE3GsGuZwoM fMdGr2J1QD8tQminCJKUgYWQy8MthboMv6Zld2XsFqJnsx8H1zLWNcMS3ua0cPbmti3O 8Yeco3o77y9BW2xrgK3jw/FG/pZMkdfU0fNc6U0jSI7V1hCfXRXcKZse4edYsz7VQwlI Ko2f/M/B5aL65VIE4J8aZ47t1W7pERAogusH0mMeBgChyCgF3vVCHpIw+E+wID84wFm6 VagFkn1U9FpXB/JL3caH9lLwYNxGe7zuiWOXfvQ05SFabYmfLg8uZtcGBKor8EWEF6k/ 6ZHQ== X-Gm-Message-State: AGRZ1gJLuC1FN3/XpygI0P0MdbV6vWkfa73YrftRdCcdMhSTwOlehez4 pw3IY/WqpawYC1BDa97+den+FA== X-Received: by 2002:a17:902:8bca:: with SMTP id r10-v6mr18600101plo.199.1542009727873; Mon, 12 Nov 2018 00:02:07 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id 134sm13590085pgb.78.2018.11.12.00.02.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 12 Nov 2018 00:02:07 -0800 (PST) From: Bjorn Andersson To: Andy Gross , David Brown , Rob Herring , Mark Rutland Cc: linux-arm-msm@vger.kernel.org, linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH 1/3] dt-bindings: soc: qcom: Add AOSS QMP binding Date: Mon, 12 Nov 2018 00:05:55 -0800 Message-Id: <20181112080557.22698-2-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20181112080557.22698-1-bjorn.andersson@linaro.org> References: <20181112080557.22698-1-bjorn.andersson@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Add binding for the QMP based side-channel communication mechanism to the AOSS, which is used to control resources not exposed through the RPMh interface. Signed-off-by: Bjorn Andersson --- .../bindings/soc/qcom/qcom,aoss-qmp.txt | 63 +++++++++++++++++++ include/dt-bindings/power/qcom-aoss-qmp.h | 15 +++++ 2 files changed, 78 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt create mode 100644 include/dt-bindings/power/qcom-aoss-qmp.h -- 2.18.0 diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt new file mode 100644 index 000000000000..e3c8cb4372f2 --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt @@ -0,0 +1,63 @@ +Qualcomm Always-On Subsystem side channel binding + +This binding describes the hardware component responsible for side channel +requests to the always-on subsystem (AOSS), used for certain power management +requests that is not handled by the standard RPMh interface. Each client in the +SoC has it's own block of message RAM and IRQ for communication with the AOSS. +The protocol used to communicate in the message RAM is known as QMP. + +- compatible: + Usage: required + Value type: + Definition: must be "qcom,sdm845-aoss-qmp" + +- reg: + Usage: required + Value type: + Definition: the base address and size of the message RAM for this + client's communication with the AOSS + +- interrupts: + Usage: required + Value type: + Definition: should specify the AOSS message IRQ for this client + +- mboxes: + Usage: required + Value type: + Definition: reference to the mailbox representing the outgoing doorbell + in APCS for this client, as described in mailbox/mailbox.txt + += AOSS Power-domains +The AOSS side channel exposes control over a set of resources, used to control +a set of debug related clocks and to affect the low power state of resources +related to the secondary subsystems. These resources are described as a set of +power-domains in a subnode of hte AOSS side channel node. + +- compatible: + Usage: required + Value type: + Definition: must be "qcom,sdm845-aoss-qmp-pd" + +- #power-domain-cells: + Usage: required + Value type: + Definition: must be 1 + += EXAMPLE + +The following example represents the AOSS side-channel message RAM and the +mechanism exposing the power-domains, as found in SDM845. + + aoss_qmp: qmp@c300000 { + compatible = "qcom,sdm845-aoss-qmp"; + reg = <0x0c300000 0x100000>; + interrupts = ; + + mboxes = <&apss_shared 0>; + + aoss_qmp_pd: power-controller { + compatible = "qcom,sdm845-aoss-qmp-pd"; + #power-domain-cells = <1>; + }; + }; diff --git a/include/dt-bindings/power/qcom-aoss-qmp.h b/include/dt-bindings/power/qcom-aoss-qmp.h new file mode 100644 index 000000000000..7d8ac1a4f90c --- /dev/null +++ b/include/dt-bindings/power/qcom-aoss-qmp.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* Copyright (c) 2018, Linaro Ltd. */ + +#ifndef __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H +#define __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H + +#define AOSS_QMP_QDSS_CLK 0 +#define AOSS_QMP_LS_CDSP 1 +#define AOSS_QMP_LS_LPASS 2 +#define AOSS_QMP_LS_MODEM 3 +#define AOSS_QMP_LS_SLPI 4 +#define AOSS_QMP_LS_SPSS 5 +#define AOSS_QMP_LS_VENUS 6 + +#endif