From patchwork Fri Nov 16 09:39:38 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Jerome Brunet X-Patchwork-Id: 151305 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp206823ljp; Fri, 16 Nov 2018 01:39:52 -0800 (PST) X-Google-Smtp-Source: AJdET5eIHo7r4n8TIX58rQrcP1asaBKAHv5OivxFYGeOlP2/KrJm3hswoz2aQbyft2DaAXtN4QVv X-Received: by 2002:a62:5ac3:: with SMTP id o186-v6mr10593483pfb.40.1542361192487; Fri, 16 Nov 2018 01:39:52 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1542361192; cv=none; d=google.com; s=arc-20160816; b=ANZdcGIPtns6NvsyMig/RFv9oL1ZuRPNaqv2vC2nLocumRVtlokrmapVV0sBQKj34n mCtg9lUVtkVCfs3Jxk4tqiSu6lhYUjya4Gx4WEDa6sVm3zKiS2y/HFt9S9RRmLPeYzlZ BOhyzSkdmt3CKKTwSaHLX4oLVz9TFNZ2LLmVtLtA6c+9Ieih2NpDMKkfn0W9/yyeQaQT pKWlpyMCBvUd6g0h9toL++IpFSqcD2R9wu2km4HvbsqD06E1+okiyjqGu+SLBJ37/lCh nkeNzatwAQpHaw69LbQcBCCE23Uvo424SfdO3lIrgMZ22k/TPweFC4oHqS3EKAFcJcUD LdfQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=+x4gZldggHlzdHQz00b/cyfGAcoEovGq8uvpx7mJ1tA=; b=gQSUn2gwN4TnM+KwobI+Ix3aSLWv81A5mj53bsYN+q6eX8UJhFvO+hbcsH8FIexXhp Opz5fDQ9lv9ux47Q+O+hQh1jh2gci0GNadeVCX67Ol1/ccRHn5nPUMOiwJVl96wkF1HJ Xx/D0dCrtUwoO99gsHyYbQmuV2VzdoOjjTrBF8YSBCnjkBtXq8zQVoTirgsl1nmUcHTJ 7afYWAcYGh6nSj+uH80+HV/Pkfp+yKMlGvTEYfVCf+umiyxve3AIlJ5okIQ3lwwXCwV2 VKSovfHPNjv3BAdCWMkDGGIAXRWyCImxSpalnuUonLktA2q0uECWDNehXDiTc4ZA71UQ npqA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="RDz/78JT"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g10si10470392plm.1.2018.11.16.01.39.52; Fri, 16 Nov 2018 01:39:52 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b="RDz/78JT"; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727490AbeKPTvV (ORCPT + 6 others); Fri, 16 Nov 2018 14:51:21 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:36542 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S2389354AbeKPTvV (ORCPT ); Fri, 16 Nov 2018 14:51:21 -0500 Received: by mail-wm1-f68.google.com with SMTP id s11so11153119wmh.1 for ; Fri, 16 Nov 2018 01:39:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=+x4gZldggHlzdHQz00b/cyfGAcoEovGq8uvpx7mJ1tA=; b=RDz/78JT26abdatdXVolxZLdV1ghf7MXHTqxoZtXLAtlEjfs3utgBNVbOhZWTx21ml 7zcqLBWUaq5dCQSCScWe8/HDJP6RYVkyV2jkZbeYLBWDp4kaz+1wJ8nKDlGiBIm+rsGU pUIozRozeb2olYF0MOIRvDi/BeTR/4DHEGquf4/y6fZisCTmjJ+TMicv2wyo2iFHqO81 dRIMtWJvsAFxe0/Q5dnwhK0Y4VNvB+1spM3gEKNFe0fXFUjC3J5raLr6wpttjSAtkZKl 6iaxw+ihMVwkT5TL3dmMDrmMuO4NNOl6qCRbf8JRwNbpsB/alLXMNdeNy8dfw/0RxKR6 hXIw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+x4gZldggHlzdHQz00b/cyfGAcoEovGq8uvpx7mJ1tA=; b=dXHBhyQ4d6Isct2xB6u6g4IjKtCY4FoCCB5CVbdGPbk43d4ZBsMIVzVzA1exmPjxp9 uEtaTyZwvDsfJUkwI/G2Kpcdoj3Isxn60h2t3hslYqV4kWWfhMVrdouOPmlWwZsSLEvA RFpz+A34aPi32MAaLs9skLxVGecKxN4XPoQUtHeDQAFmixWe0MENaQTU+3yfkk8ju1cZ xJ+QROYMI9k4ulEQzmiok7B3ZV2BOj7cLAuk4qYupWvAufJOuTk234FU6ubo6eZxt5s1 u435Jkvj9VMs0/Up+sWVHagGgbaOAxWNHWZK2S159A7uVvCs0D+rzyq4m07nPfy8MZuJ xMig== X-Gm-Message-State: AGRZ1gIY30L2smSSmHEt+GtS2wXB2zs6fQjwF1PzfMCuXSnL1xWuUN7M y0NmUfjzdkvdsw89XKRlqu/STA== X-Received: by 2002:a1c:a906:: with SMTP id s6mr2100601wme.44.1542361187344; Fri, 16 Nov 2018 01:39:47 -0800 (PST) Received: from boomer.lan (cag06-3-82-243-161-21.fbx.proxad.net. [82.243.161.21]) by smtp.googlemail.com with ESMTPSA id o15sm12760780wrp.12.2018.11.16.01.39.46 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Fri, 16 Nov 2018 01:39:46 -0800 (PST) From: Jerome Brunet To: Kevin Hilman , Carlo Caione , Neil Armstrong Cc: linux-amlogic@lists.infradead.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, Jerome Brunet Subject: [PATCH v2 2/2] arm64: dts: meson: add libretech aml-s805x-ac board Date: Fri, 16 Nov 2018 10:39:38 +0100 Message-Id: <20181116093938.26373-3-jbrunet@baylibre.com> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181116093938.26373-1-jbrunet@baylibre.com> References: <20181116093938.26373-1-jbrunet@baylibre.com> MIME-Version: 1.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Neil Armstrong Add Libretech aml-s805x-ac board (aka 'La Frite') support Signed-off-by: Neil Armstrong Signed-off-by: Jerome Brunet --- arch/arm64/boot/dts/amlogic/Makefile | 1 + .../amlogic/meson-gxl-s805x-libretech-ac.dts | 248 ++++++++++++++++++ 2 files changed, 249 insertions(+) create mode 100644 arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts -- 2.19.1 diff --git a/arch/arm64/boot/dts/amlogic/Makefile b/arch/arm64/boot/dts/amlogic/Makefile index c31f29d660de..bc41629c5df4 100644 --- a/arch/arm64/boot/dts/amlogic/Makefile +++ b/arch/arm64/boot/dts/amlogic/Makefile @@ -11,6 +11,7 @@ dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-vega-s95-meta.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-vega-s95-telos.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-wetek-hub.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxbb-wetek-play2.dtb +dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s805x-libretech-ac.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905x-hwacom-amazetv.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905x-khadas-vim.dtb dtb-$(CONFIG_ARCH_MESON) += meson-gxl-s905x-libretech-cc.dtb diff --git a/arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts b/arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts new file mode 100644 index 000000000000..dc025b6c3199 --- /dev/null +++ b/arch/arm64/boot/dts/amlogic/meson-gxl-s805x-libretech-ac.dts @@ -0,0 +1,248 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2018 BayLibre, SAS. + * Author: Neil Armstrong + * Author: Jerome Brunet + */ + +/dts-v1/; + +#include + +#include "meson-gxl-s905x.dtsi" + +/ { + compatible = "libretech,aml-s805x-ac", "amlogic,s805x", + "amlogic,meson-gxl"; + model = "Libre Computer Board AML-S805X-AC"; + + aliases { + serial0 = &uart_AO; + ethernet0 = ðmac; + spi0 = &spifc; + }; + + chosen { + stdout-path = "serial0:115200n8"; + }; + + cvbs-connector { + /* + * The pads are present but no connector is soldered on + * 2J2, so keep this off by default. + */ + status = "disabled"; + compatible = "composite-video-connector"; + + port { + cvbs_connector_in: endpoint { + remote-endpoint = <&cvbs_vdac_out>; + }; + }; + }; + + dc_5v: regulator-dc_5v { + compatible = "regulator-fixed"; + regulator-name = "DC_5V"; + regulator-min-microvolt = <5000000>; + regulator-max-microvolt = <5000000>; + regulator-always-on; + }; + + emmc_pwrseq: emmc-pwrseq { + compatible = "mmc-pwrseq-emmc"; + reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>; + }; + + hdmi-connector { + compatible = "hdmi-connector"; + type = "a"; + + port { + hdmi_connector_in: endpoint { + remote-endpoint = <&hdmi_tx_tmds_out>; + }; + }; + }; + + memory@0 { + device_type = "memory"; + reg = <0x0 0x0 0x0 0x20000000>; + }; + + vcck: regulator-vcck { + compatible = "regulator-fixed"; + regulator-name = "VCCK"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&dc_5v>; + + /* + * This is controlled by GPIOAO_9 we reserve this but + * claiming it as done bellow reset the board anyway + * Need to investigate this + * + * gpio = <&gpio_ao GPIOAO_9 GPIO_ACTIVE_HIGH>; + * enable-active-high; + */ + regulator-always-on; + }; + + vcc_3v3: regulator-vcc_3v3 { + compatible = "regulator-fixed"; + regulator-name = "VCC_3V3"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + vin-supply = <&dc_5v>; + regulator-always-on; + }; + + vddio_boot: regulator-vddio_boot { + compatible = "regulator-fixed"; + regulator-name = "VDDIO_BOOT"; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + vin-supply = <&vcc_3v3>; + regulator-always-on; + }; +}; + +&cec_AO { + status = "okay"; + pinctrl-0 = <&ao_cec_pins>; + pinctrl-names = "default"; + hdmi-phandle = <&hdmi_tx>; +}; + +&cvbs_vdac_port { + cvbs_vdac_out: endpoint { + remote-endpoint = <&cvbs_connector_in>; + }; +}; + +ðmac { + status = "okay"; +}; + +&internal_phy { + pinctrl-0 = <ð_link_led_pins>, <ð_act_led_pins>; + pinctrl-names = "default"; +}; + +&ir { + status = "okay"; + pinctrl-0 = <&remote_input_ao_pins>; + pinctrl-names = "default"; +}; + +&hdmi_tx { + status = "okay"; + pinctrl-0 = <&hdmi_hpd_pins>, <&hdmi_i2c_pins>; + pinctrl-names = "default"; +}; + +&hdmi_tx_tmds_port { + hdmi_tx_tmds_out: endpoint { + remote-endpoint = <&hdmi_connector_in>; + }; +}; + +&gpio_ao { + gpio-line-names = "UART TX", + "UART RX", + "7J1 Header Pin31", + "", "", "", "", + "IR In", + "HDMI CEC", + "5V VCCK Regulator", + /* GPIO_TEST_N */ + ""; +}; + +&gpio { + gpio-line-names = /* Bank GPIOZ */ + "", "", "", "", "", "", "", + "", "", "", "", "", "", "", + "Eth Link LED", "Eth Activity LED", + /* Bank GPIOH */ + "HDMI HPD", "HDMI SDA", "HDMI SCL", + "", "7J1 Header Pin13", + "7J1 Header Pin15", + "7J1 Header Pin7", + "7J1 Header Pin12", + "7J1 Header Pin16", + "7J1 Header Pin18", + /* Bank BOOT */ + "eMMC D0", "eMMC D1", "eMMC D2", "eMMC D3", + "eMMC D4", "eMMC D5", "eMMC D6", "eMMC D7", + "eMMC Clk", "eMMC Reset", "eMMC CMD", + "SPI NOR MOSI", "SPI NOR MISO", "SPI NOR Clk", + "", "SPI NOR Chip Select", + /* Bank CARD */ + "", "", "", "", "", "", "", + /* Bank GPIODV */ + "", "", "", "", "", "", "", "", "", "", "", "", + "", "", "", "", "", "", "", "", "", "", "", "", + "7J1 Header Pin27", "7J1 Header Pin28", "", + "7J1 Header Pin29", + "VCCK Regulator", "VDDEE Regulator", + /* Bank GPIOX */ + "7J1 Header Pin22", "7J1 Header Pin26", + "7J1 Header Pin36", "7J1 Header Pin38", + "7J1 Header Pin40", "7J1 Header Pin37", + "7J1 Header Pin33", "7J1 Header Pin35", + "7J1 Header Pin19", "7J1 Header Pin21", + "7J1 Header Pin24", "7J1 Header Pin23", + "7J1 Header Pin8", "7J1 Header Pin10", + "", "", "7J1 Header Pin32", "", "", + /* Bank GPIOCLK */ + "", ""; +}; + +&saradc { + status = "okay"; + vref-supply = <&vddio_boot>; +}; + +/* eMMC */ +&sd_emmc_c { + status = "okay"; + pinctrl-0 = <&emmc_pins>; + pinctrl-1 = <&emmc_clk_gate_pins>; + pinctrl-names = "default", "clk-gate"; + + bus-width = <8>; + cap-mmc-highspeed; + mmc-ddr-1_8v; + mmc-hs200-1_8v; + max-frequency = <200000000>; + disable-wp; + + mmc-pwrseq = <&emmc_pwrseq>; + vmmc-supply = <&vcc_3v3>; + vqmmc-supply = <&vddio_boot>; +}; + +&spifc { + status = "okay"; + pinctrl-0 = <&nor_pins>; + pinctrl-names = "default"; + + w25q32: spi-flash@0 { + #address-cells = <1>; + #size-cells = <1>; + compatible = "jedec,spi-nor"; + reg = <0>; + spi-max-frequency = <3000000>; + }; +}; + +&uart_AO { + status = "okay"; + pinctrl-0 = <&uart_ao_a_pins>; + pinctrl-names = "default"; +}; + +&usb0 { + status = "okay"; +};