From patchwork Mon Dec 3 21:31:51 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152749 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7317790ljp; Mon, 3 Dec 2018 13:32:34 -0800 (PST) X-Google-Smtp-Source: AFSGD/W08/Jt8UcZBgVigBFYTJf46deE8XitAshnb3+vEp4BFzvWsqJ2Y0BoQnla+JrZZmSXqtN0 X-Received: by 2002:a17:902:9a02:: with SMTP id v2mr17940565plp.180.1543872754719; Mon, 03 Dec 2018 13:32:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872754; cv=none; d=google.com; s=arc-20160816; b=1FR+Bsq9sTI/goCTP6tvnrDFcr8nuj/yT48AWB6y5sxgLRO/1I+CIE2MxuYrRezufO 0YT1HrBkkzKGtGOl+k8bmjr/qShbadcL1IGmYizE/griSbfa3GkFg6uokJyTGQKx0E6w Js0gvrrL5wBLBxy6J8OYFw+mBzb7ohIs5hBeU2G6vLK9hjk75lF1cz/Di22aNTN9LhZd dBHEyke+YLQ2z/Rzj5/4GCBthOoWIUD3HabwwV0St8YmaPsv0BxBGyy/oJMgBN2HWn88 L5J+K2swhgZvr0sEjKu7TT0yPnJ689LJphbHeWd/nLRwyPDhGYyu8aFaMp6QAop04HhU To+w== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=IDahF3HK/iFzBAfSQAwR6BKz8AFRhRuo0nGwn/I2rtc=; b=sIapW1qrqSzY/NBSHDqz52g7mt968SXCFo8YNtdFRTFLTx2MnHg/5ut3JhUjDFqfW3 QW6eDWMOu5/A1SefTHr7yxLlUSvjaEKfICsh2TbBUvGNZylaYpjjaXiK/gZp18gHDYCT GKp1oz+4bDcwNP+yrt9OnGPE0DG+H4AZRL8xZ1MBRuJ6pK4STE1swfkUnip19e8Lxy68 esLDixsRuRtGTSv3XvMOSuk8PXdCPa5cIX/iqGd09makrLPhlX3PUQoJWr0QjbSPvdLB QC0PD0cyM/I1RoSHyd/twZenhTIODI6EnL26CAmFTpz4L0qeyiTCZEhTz2Kkblqr+HFD pfeg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d4si5564884pfa.150.2018.12.03.13.32.34; Mon, 03 Dec 2018 13:32:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726057AbeLCVcd (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:33 -0500 Received: from mail-oi1-f193.google.com ([209.85.167.193]:33598 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725952AbeLCVca (ORCPT ); Mon, 3 Dec 2018 16:32:30 -0500 Received: by mail-oi1-f193.google.com with SMTP id c206so12386271oib.0; Mon, 03 Dec 2018 13:32:29 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=IDahF3HK/iFzBAfSQAwR6BKz8AFRhRuo0nGwn/I2rtc=; b=StHs6yQEW3IsaLzIYNYs4RXkXFByDqcUYhyrsdR+70t85tl0PwHluzhiTQI11rOKLe dW4DX0oZUUhSIalU7nHJqKkdCykQnQHH7suezdXgXDWuTbj8m2cc3lgQPfnVfNsNzHuL C2JF9KjH3CUClY5ARaap/YYDDxhgHlppeWjeVkrSRF1EJxhfOjfzh0WXgc+Ct38oTxWX Z3RZAkWgjlhkA9zyUYLWhBpckBKXbeO4cimrS3owzo151mm9ujOS37NEG4a13J198WLz xOIgObw9slpOKlcc4UDp65dutNL2EMn/wUpRmuTptlyeeJxaDP0uAtMViWzdtJjCiy8r wu+w== X-Gm-Message-State: AA+aEWban6QnaYBzU5oDh8SqgcSE9k3Gr92Ngl6iuksSGewADNxia8G/ QyWqO1Q2KPk80tpjK1FTeFHHETI= X-Received: by 2002:aca:5b88:: with SMTP id p130mr10393619oib.96.1543872748302; Mon, 03 Dec 2018 13:32:28 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.27 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:27 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland Subject: [PATCH v2 02/34] dt-bindings: Add a writing DT schemas how-to and annotated example Date: Mon, 3 Dec 2018 15:31:51 -0600 Message-Id: <20181203213223.16986-3-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add a how-to doc on writing DT schema documentation. This gives a description of each section and details on how to validate the DT schema file. The DT schema are written using json-schema vocabulary in a YAML encoded document. Using jsonschema gives us access to existing tooling. A YAML encoding gives us something easy to edit. The example is annotated to help explain what each section does. This example is just the tip of the iceberg, but is it the part most developers writing bindings will interact with. Backing all this up are meta-schema (to validate the binding schemas), some DT core schema, YAML encoded DT output with dtc, and a small number of python scripts to run validation. Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/example-schema.yaml | 170 ++++++++++++++++++ Documentation/devicetree/writing-schema.md | 130 ++++++++++++++ 2 files changed, 300 insertions(+) create mode 100644 Documentation/devicetree/bindings/example-schema.yaml create mode 100644 Documentation/devicetree/writing-schema.md -- 2.19.1 diff --git a/Documentation/devicetree/bindings/example-schema.yaml b/Documentation/devicetree/bindings/example-schema.yaml new file mode 100644 index 000000000000..593567f7c6f4 --- /dev/null +++ b/Documentation/devicetree/bindings/example-schema.yaml @@ -0,0 +1,170 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +# Copyright 2018 Linaro Ltd. +%YAML 1.2 +--- +# All the top-level keys are standard json-schema keywords except for +# 'maintainers' and 'select' + +# $id is a unique idenifier based on the filename. There may or may not be a +# file present at the URL. +$id: "http://devicetree.org/schemas/example-schema.yaml#" +# $schema is the meta-schema this schema should be validated with. +$schema: "http://devicetree.org/meta-schemas/core.yaml#" + +title: An example schema annotated with jsonschema details + +maintainers: + - Rob Herring + +description: | + A more detailed multi-line description of the binding. + + Details about the hardware device and any links to datasheets can go here. + + Literal blocks are marked with the '|' at the beginning. The end is marked by + indentation less than the first line of the literal block. Lines also cannot + begin with a tab character. + +select: false + # 'select' is a schema applied to a DT node to determine if this binding + # schema should be applied to the node. It is optional and by default the + # possible compatible strings are extracted and used to match. + + # In this case, a 'false' schema will never match. + +properties: + # A dictionary of DT properties for this binding schema + compatible: + # More complicated schema can use oneOf (XOR), anyOf (OR), or allOf (AND) + # to handle different conditions. + # In this case, it's needed to handle a variable number of values as there + # isn't another way to express a constraint of the last string value. + # The boolean schema must be a list of schemas. + oneOf: + - items: + # items is a list of possible values for the property. The number of + # values is determined by the number of elements in the list. + # Order in lists is significant, order in dicts is not + # Must be one of the 1st enums followed by the 2nd enum + # + # Each element in items should be 'enum' or 'const' + - enum: + - vendor,soc4-ip + - vendor,soc3-ip + - vendor,soc2-ip + - enum: + - vendor,soc1-ip + # additionalItems being false is implied + # minItems/maxItems equal to 2 is implied + - items: + # 'const' is just a special case of an enum with a single possible value + - const: vendor,soc1-ip + + reg: + # The core schema already checks that reg values are numbers, so device + # specific schema don't need to do those checks. + # The description of each element defines the order and implicitly defines + # the number of reg entries. + items: + - description: core registers + - description: aux registers + # minItems/maxItems equal to 2 is implied + + reg-names: + # The core schema enforces this is a string array + items: + - const: core + - const: aux + + clocks: + # Cases that have only a single entry just need to express that with maxItems + maxItems: 1 + description: bus clock + + clock-names: + items: + - const: bus + + interrupts: + # Either 1 or 2 interrupts can be present + minItems: 1 + maxItems: 2 + items: + - description: tx or combined interrupt + - description: rx interrupt + description: + A variable number of interrupts warrants a description of what conditions + affect the number of interrupts. Otherwise, descriptions on standard + properties are not necessary. + + interrupt-names: + # minItems must be specified here because the default would be 2 + minItems: 1 + maxItems: 2 + items: + - const: tx irq + - const: rx irq + + # Property names starting with '#' must be quoted + '#interrupt-cells': + # A simple case where the value must always be '2'. + # The core schema handles that this must be a single integer. + const: 2 + + interrupt-controller: true + # The core checks this is a boolean, so just have to list it here to be + # valid for this binding. + + clock-frequency: + # The type is set in the core schema. Per device schema only need to set + # constraints on the possible values. + minimum: 100 + maximum: 400000 + # The value that should be used if the property is not present + default: 200 + + foo-gpios: + maxItems: 1 + description: A connection of the 'foo' gpio line. + + vendor,int-property: + description: Vendor specific properties must have a description + # 'allOf' is the json-schema way of subclassing a schema. Here the base + # type schema is referenced and then additional constraints on the values + # are added. + allOf: + - $ref: /schemas/types.yaml#/definitions/uint32 + - enum: [2, 4, 6, 8, 10] + + vendor,bool-property: + description: Vendor specific properties must have a description + # boolean properties is one case where the json-schema 'type' keyword + # can be used directly + type: boolean + + vendor,string-array-property: + description: Vendor specific properties should reference a type in the + core schema. + allOf: + - $ref: /schemas/types.yaml#/definitions/stringarray + - items: + - enum: [ foo, bar ] + - enum: [ baz, boo ] + +required: + - compatible + - reg + - interrupts + - interrupt-controller + +examples: + # Examples are now compiled with dtc + - | + node@1000 { + compatible = "vendor,soc4-ip", "vendor,soc1-ip"; + reg = <0x1000 0x80>, + <0x3000 0x80>; + reg-names = "core", "aux"; + interrupts = <10>; + interrupt-controller; + }; diff --git a/Documentation/devicetree/writing-schema.md b/Documentation/devicetree/writing-schema.md new file mode 100644 index 000000000000..a3652d33a48f --- /dev/null +++ b/Documentation/devicetree/writing-schema.md @@ -0,0 +1,130 @@ +# Writing DeviceTree Bindings in json-schema + +Devicetree bindings are written using json-schema vocabulary. Schema files are +written in a JSON compatible subset of YAML. YAML is used instead of JSON as it +considered more human readable and has some advantages such as allowing +comments (Prefixed with '#'). + +## Schema Contents + +Each schema doc is a structured json-schema which is defined by a set of +top-level properties. Generally, there is one binding defined per file. The +top-level json-schema properties used are: + +- __$id__ - A json-schema unique identifier string. The string must be a valid +URI typically containing the binding's filename and path. For DT schema, it must +begin with "http://devicetree.org/schemas/". The URL is used in constructing +references to other files specified in schema "$ref" properties. A $ref values +with a leading '/' will have the hostname prepended. A $ref value a relative +path or filename only will be prepended with the hostname and path components +of the current schema file's '$id' value. A URL is used even for local files, +but there may not actually be files present at those locations. + +- __$schema__ - Indicates the meta-schema the schema file adheres to. + +- __title__ - A one line description on the contents of the binding schema. + +- __maintainers__ - A DT specific property. Contains a list of email address(es) +for maintainers of this binding. + +- __description__ - Optional. A multi-line text block containing any detailed +information about this binding. It should contain things such as what the block +or device does, standards the device conforms to, and links to datasheets for +more information. + +- __select__ - Optional. A json-schema used to match nodes for applying the +schema. By default without 'select', nodes are matched against their possible +compatible string values or node name. Most bindings should not need select. + +- __allOf__ - Optional. A list of other schemas to include. This is used to +include other schemas the binding conforms to. This may be schemas for a +particular class of devices such as I2C or SPI controllers. + +- __properties__ - A set of sub-schema defining all the DT properties for the +binding. The exact schema syntax depends on whether properties are known, +common properties (e.g. 'interrupts') or are binding/vendor specific properties. + + A property can also define a child DT node with child properties defined +under it. + + For more details on properties sections, see 'Property Schema' section. + +- __patternProperties__ - Optional. Similar to 'properties', but names are regex. + +- __required__ - A list of DT properties from the 'properties' section that +must always be present. + +- __examples__ - Optional. A list of one or more DTS hunks implementing the +binding. Note: YAML doesn't allow leading tabs, so spaces must be used instead. + +Unless noted otherwise, all properties are required. + +## Property Schema + +The 'properties' section of the schema contains all the DT properties for a +binding. Each property contains a set of constraints using json-schema +vocabulary for that property. The properties schemas are what is used for +validation of DT files. + +For common properties, only additional constraints not covered by the common +binding schema need to be defined such as how many values are valid or what +possible values are valid. + +Vendor specific properties will typically need more detailed schema. With the +exception of boolean properties, they should have a reference to a type in +schemas/types.yaml. A "description" property is always required. + +The Devicetree schemas don't exactly match the YAML encoded DT data produced by +dtc. They are simplified to make them more compact and avoid a bunch of +boilerplate. The tools process the schema files to produce the final schema for +validation. There are currently 2 transformations the tools perform. + +The default for arrays in json-schema is they are variable sized and allow more +entries than explicitly defined. This can be restricted by defining 'minItems', +'maxItems', and 'additionalItems'. However, for DeviceTree Schemas, a fixed +size is desired in most cases, so these properties are added based on the +number of entries in an 'items' list. + +The YAML Devicetree format also makes all string values an array and scalar +values a matrix (in order to define groupings) even when only a single value +is present. Single entries in schemas are fixed up to match this encoding. + +## Testing + +### Dependencies + +The DT schema project must be installed in order to validate the DT schema +binding documents and validate DTS files using the DT schema. The DT schema +project can be installed with pip: + +`pip3 install git+https://github.com/robherring/yaml-bindings.git@master` + +dtc must also be built with YAML output support enabled. This requires that +libyaml and its headers be installed on the host system. + +### Running checks + +The DT schema binding documents must be validated using the meta-schema (the +schema for the schema) to ensure they are both valid json-schema and valid +binding schema. All of the DT binding documents can be validated using the +`dt_binding_check` target: + +`make dt_binding_check` + +In order to perform validation of DT source files, use the `dtbs_check` target: + +`make dtbs_check` + +This will first run the `dt_binding_check` which generates the processed schema. + +It is also possible to run checks with a single schema file by setting the +'DT_SCHEMA_FILES' variable to a specific schema file. + +`make dtbs_check DT_SCHEMA_FILES=Documentation/devicetree/bindings/trivial-devices.yaml` + + +## json-schema Resources + +[JSON-Schema Specifications](http://json-schema.org/) + +[Using JSON Schema Book](http://usingjsonschema.com/) From patchwork Mon Dec 3 21:31:52 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152780 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7320745ljp; Mon, 3 Dec 2018 13:35:45 -0800 (PST) X-Google-Smtp-Source: AFSGD/XmbC+HvaqryCPMQBt0pneyeH+znDCJfseFsbfUztzzfxdFZQPnxxcLW5w3B129ogzfXmGS X-Received: by 2002:a63:df13:: with SMTP id u19mr14748132pgg.294.1543872945459; Mon, 03 Dec 2018 13:35:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872945; cv=none; d=google.com; s=arc-20160816; b=RQQgSj3dPGla7a0Eg1eYKTzi3zPRozCiznrhcWlYEL40mRqXldeVJ+XfKn9R7dRUsl FEtgqRejwzb8L0cPmk7GA2baCE+SMVM9W9Jd6rRP7bpzWksPNNjyBjkrHTkgwnUFeM+U 7UCSE+IA64y0SO6CVgSlZdp/rdjoirnKTmRhB35RvlC6nCi6gwUR3dWb6M6enlo3/Kq1 S8haMi7PmFBkX7+IYlj00emOoxUXZvpnPJM2tTD5ouOCG0OR5bjsuTHmJO8TdQnGjmot YkJbaz9rHqULqpQyB0T0M/rU1CXH4V6TB0miiqgUfcBKh8R2FRTgQx76zrcH/SKvsWT2 2GmA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=XvrQWIHYfVHubKhVnmz2HJj49qMwFmyZrtkY99VSnV4=; b=nPe7W7LPQeV1YQ+vHSIrM2kE3Vdw6YCPqkK3lFw/tPtxNfAzyRGO+sPSonMnrG5WIh yEnT+IGnzqvVd6/Fo/50zmxR0JHvdOvWATgAq8I3dNKTFy/5FHqaMGEBnVy/6xmFbhlg zeLBhLz1zyBcpTG9hQPqeXWiMecR5KwZ0jdH2vFFJieQeTSYYnw+spJXWDpFUxKc8lqQ r2sn1qGNadT3cRLjTdHV+fgPk7MhiBVrYMlLZSTGpWs0BOVqsRXSNHLmE4H8dMEdPoc2 94iifwI9/Kt4UWYqSIV+PxIyVZpE9leidXNBUb35Sb4nbbUvxxxsrhPaNtgS+VxUR5Sc K7RA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w5si7032427plz.419.2018.12.03.13.35.45; Mon, 03 Dec 2018 13:35:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726518AbeLCVfm (ORCPT + 32 others); Mon, 3 Dec 2018 16:35:42 -0500 Received: from mail-ot1-f48.google.com ([209.85.210.48]:45553 "EHLO mail-ot1-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725903AbeLCVcb (ORCPT ); Mon, 3 Dec 2018 16:32:31 -0500 Received: by mail-ot1-f48.google.com with SMTP id 32so13090317ota.12; Mon, 03 Dec 2018 13:32:30 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=XvrQWIHYfVHubKhVnmz2HJj49qMwFmyZrtkY99VSnV4=; b=t7wcsPmmNKydP9gdxfxx7NzQOQjQc31/+7i87mPAuWSOzxZARzFQXHUDm5959AMers bTO4G8A1iuWIgwcDH/WLxKXwSgAZb0XHw26vSURGAPpnqOwnAxTYo/vBKQyVMYOleQnC CV5pHF46fFbhkYNYQf7lQigwk8T/HISVQBEK6yD2/sxcxdwNqU6Fn0MOk9QI4v/C0rYu HLDvVC4HVA7nxwFvkwfvdaaFgdIynwG8Bzt/t6cMDJskSO/caveWUDYmeU4amOcvAEfo viHMufnGYNh3YBbh3mcH4dagisqgHcLPpQ/4D4u1Mv2wkZmERXmQiH3d/X2RXucm4hTk X2BA== X-Gm-Message-State: AA+aEWbX+HYROT0Bu3oPxo3AR29Sr9fz76ojRv6vAW+Nmbra1a+Cnrll FgjVFj6GSjqNG89ZHdBUuoPAnbU= X-Received: by 2002:a9d:3646:: with SMTP id w64mr10543239otb.118.1543872749461; Mon, 03 Dec 2018 13:32:29 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:28 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland Subject: [PATCH v2 03/34] dt-bindings: Convert trivial-devices.txt to json-schema Date: Mon, 3 Dec 2018 15:31:52 -0600 Message-Id: <20181203213223.16986-4-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert trivial-devices.txt to DT schema format using json-schema. Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/trivial-devices.txt | 190 --------- .../devicetree/bindings/trivial-devices.yaml | 392 ++++++++++++++++++ 2 files changed, 392 insertions(+), 190 deletions(-) delete mode 100644 Documentation/devicetree/bindings/trivial-devices.txt create mode 100644 Documentation/devicetree/bindings/trivial-devices.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/trivial-devices.txt b/Documentation/devicetree/bindings/trivial-devices.txt deleted file mode 100644 index 6ab001fa1ed4..000000000000 --- a/Documentation/devicetree/bindings/trivial-devices.txt +++ /dev/null @@ -1,190 +0,0 @@ -This is a list of trivial i2c devices that have simple device tree -bindings, consisting only of a compatible field, an address and -possibly an interrupt line. - -If a device needs more specific bindings, such as properties to -describe some aspect of it, there needs to be a specific binding -document for it just like any other devices. - - -Compatible Vendor / Chip -========== ============= -abracon,abb5zes3 AB-RTCMC-32.768kHz-B5ZE-S3: Real Time Clock/Calendar Module with I2C Interface -ad,ad7414 SMBus/I2C Digital Temperature Sensor in 6-Pin SOT with SMBus Alert and Over Temperature Pin -ad,adm9240 ADM9240: Complete System Hardware Monitor for uProcessor-Based Systems -adi,adt7461 +/-1C TDM Extended Temp Range I.C -adt7461 +/-1C TDM Extended Temp Range I.C -adi,adt7473 +/-1C TDM Extended Temp Range I.C -adi,adt7475 +/-1C TDM Extended Temp Range I.C -adi,adt7476 +/-1C TDM Extended Temp Range I.C -adi,adt7490 +/-1C TDM Extended Temp Range I.C -adi,adxl345 Three-Axis Digital Accelerometer -adi,adxl346 Three-Axis Digital Accelerometer (backward-compatibility value "adi,adxl345" must be listed too) -ams,iaq-core AMS iAQ-Core VOC Sensor -at,24c08 i2c serial eeprom (24cxx) -atmel,at97sc3204t i2c trusted platform module (TPM) -capella,cm32181 CM32181: Ambient Light Sensor -capella,cm3232 CM3232: Ambient Light Sensor -dallas,ds1374 I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output -dallas,ds1631 High-Precision Digital Thermometer -dallas,ds1672 Dallas DS1672 Real-time Clock -dallas,ds1682 Total-Elapsed-Time Recorder with Alarm -dallas,ds1775 Tiny Digital Thermometer and Thermostat -dallas,ds3232 Extremely Accurate I²C RTC with Integrated Crystal and SRAM -dallas,ds4510 CPU Supervisor with Nonvolatile Memory and Programmable I/O -dallas,ds75 Digital Thermometer and Thermostat -devantech,srf02 Devantech SRF02 ultrasonic ranger in I2C mode -devantech,srf08 Devantech SRF08 ultrasonic ranger -devantech,srf10 Devantech SRF10 ultrasonic ranger -dlg,da9053 DA9053: flexible system level PMIC with multicore support -dlg,da9063 DA9063: system PMIC for quad-core application processors -domintech,dmard09 DMARD09: 3-axis Accelerometer -domintech,dmard10 DMARD10: 3-axis Accelerometer -epson,rx8010 I2C-BUS INTERFACE REAL TIME CLOCK MODULE -epson,rx8581 I2C-BUS INTERFACE REAL TIME CLOCK MODULE -emmicro,em3027 EM Microelectronic EM3027 Real-time Clock -fsl,mag3110 MAG3110: Xtrinsic High Accuracy, 3D Magnetometer -fsl,mma7660 MMA7660FC: 3-Axis Orientation/Motion Detection Sensor -fsl,mma8450 MMA8450Q: Xtrinsic Low-power, 3-axis Xtrinsic Accelerometer -fsl,mpl3115 MPL3115: Absolute Digital Pressure Sensor -fsl,mpr121 MPR121: Proximity Capacitive Touch Sensor Controller -fsl,sgtl5000 SGTL5000: Ultra Low-Power Audio Codec -gmt,g751 G751: Digital Temperature Sensor and Thermal Watchdog with Two-Wire Interface -infineon,slb9635tt Infineon SLB9635 (Soft-) I2C TPM (old protocol, max 100khz) -infineon,slb9645tt Infineon SLB9645 I2C TPM (new protocol, max 400khz) -infineon,tlv493d-a1b6 Infineon TLV493D-A1B6 I2C 3D Magnetic Sensor -isil,isl1208 Intersil ISL1208 Low Power RTC with Battery Backed SRAM -isil,isl1218 Intersil ISL1218 Low Power RTC with Battery Backed SRAM -isil,isl12022 Intersil ISL12022 Real-time Clock -isil,isl29028 Intersil ISL29028 Ambient Light and Proximity Sensor -isil,isl29030 Intersil ISL29030 Ambient Light and Proximity Sensor -maxim,ds1050 5 Bit Programmable, Pulse-Width Modulator -maxim,max1237 Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs -maxim,max6621 PECI-to-I2C translator for PECI-to-SMBus/I2C protocol conversion -maxim,max6625 9-Bit/12-Bit Temperature Sensors with I²C-Compatible Serial Interface -mcube,mc3230 mCube 3-axis 8-bit digital accelerometer -memsic,mxc6225 MEMSIC 2-axis 8-bit digital accelerometer -microchip,mcp4017-502 Microchip 7-bit Single I2C Digital POT (5k) -microchip,mcp4017-103 Microchip 7-bit Single I2C Digital POT (10k) -microchip,mcp4017-503 Microchip 7-bit Single I2C Digital POT (50k) -microchip,mcp4017-104 Microchip 7-bit Single I2C Digital POT (100k) -microchip,mcp4018-502 Microchip 7-bit Single I2C Digital POT (5k) -microchip,mcp4018-103 Microchip 7-bit Single I2C Digital POT (10k) -microchip,mcp4018-503 Microchip 7-bit Single I2C Digital POT (50k) -microchip,mcp4018-104 Microchip 7-bit Single I2C Digital POT (100k) -microchip,mcp4019-502 Microchip 7-bit Single I2C Digital POT (5k) -microchip,mcp4019-103 Microchip 7-bit Single I2C Digital POT (10k) -microchip,mcp4019-503 Microchip 7-bit Single I2C Digital POT (50k) -microchip,mcp4019-104 Microchip 7-bit Single I2C Digital POT (100k) -microchip,mcp4531-502 Microchip 7-bit Single I2C Digital Potentiometer (5k) -microchip,mcp4531-103 Microchip 7-bit Single I2C Digital Potentiometer (10k) -microchip,mcp4531-503 Microchip 7-bit Single I2C Digital Potentiometer (50k) -microchip,mcp4531-104 Microchip 7-bit Single I2C Digital Potentiometer (100k) -microchip,mcp4532-502 Microchip 7-bit Single I2C Digital Potentiometer (5k) -microchip,mcp4532-103 Microchip 7-bit Single I2C Digital Potentiometer (10k) -microchip,mcp4532-503 Microchip 7-bit Single I2C Digital Potentiometer (50k) -microchip,mcp4532-104 Microchip 7-bit Single I2C Digital Potentiometer (100k) -microchip,mcp4541-502 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4541-103 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4541-503 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4541-104 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4542-502 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4542-103 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4542-503 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4542-104 Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4551-502 Microchip 8-bit Single I2C Digital Potentiometer (5k) -microchip,mcp4551-103 Microchip 8-bit Single I2C Digital Potentiometer (10k) -microchip,mcp4551-503 Microchip 8-bit Single I2C Digital Potentiometer (50k) -microchip,mcp4551-104 Microchip 8-bit Single I2C Digital Potentiometer (100k) -microchip,mcp4552-502 Microchip 8-bit Single I2C Digital Potentiometer (5k) -microchip,mcp4552-103 Microchip 8-bit Single I2C Digital Potentiometer (10k) -microchip,mcp4552-503 Microchip 8-bit Single I2C Digital Potentiometer (50k) -microchip,mcp4552-104 Microchip 8-bit Single I2C Digital Potentiometer (100k) -microchip,mcp4561-502 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4561-103 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4561-503 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4561-104 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4562-502 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4562-103 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4562-503 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4562-104 Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4631-502 Microchip 7-bit Dual I2C Digital Potentiometer (5k) -microchip,mcp4631-103 Microchip 7-bit Dual I2C Digital Potentiometer (10k) -microchip,mcp4631-503 Microchip 7-bit Dual I2C Digital Potentiometer (50k) -microchip,mcp4631-104 Microchip 7-bit Dual I2C Digital Potentiometer (100k) -microchip,mcp4632-502 Microchip 7-bit Dual I2C Digital Potentiometer (5k) -microchip,mcp4632-103 Microchip 7-bit Dual I2C Digital Potentiometer (10k) -microchip,mcp4632-503 Microchip 7-bit Dual I2C Digital Potentiometer (50k) -microchip,mcp4632-104 Microchip 7-bit Dual I2C Digital Potentiometer (100k) -microchip,mcp4641-502 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4641-103 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4641-503 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4641-104 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4642-502 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4642-103 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4642-503 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4642-104 Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4651-502 Microchip 8-bit Dual I2C Digital Potentiometer (5k) -microchip,mcp4651-103 Microchip 8-bit Dual I2C Digital Potentiometer (10k) -microchip,mcp4651-503 Microchip 8-bit Dual I2C Digital Potentiometer (50k) -microchip,mcp4651-104 Microchip 8-bit Dual I2C Digital Potentiometer (100k) -microchip,mcp4652-502 Microchip 8-bit Dual I2C Digital Potentiometer (5k) -microchip,mcp4652-103 Microchip 8-bit Dual I2C Digital Potentiometer (10k) -microchip,mcp4652-503 Microchip 8-bit Dual I2C Digital Potentiometer (50k) -microchip,mcp4652-104 Microchip 8-bit Dual I2C Digital Potentiometer (100k) -microchip,mcp4661-502 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4661-103 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4661-503 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4661-104 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (100k) -microchip,mcp4662-502 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (5k) -microchip,mcp4662-103 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (10k) -microchip,mcp4662-503 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (50k) -microchip,mcp4662-104 Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (100k) -microchip,tc654 PWM Fan Speed Controller With Fan Fault Detection -microchip,tc655 PWM Fan Speed Controller With Fan Fault Detection -microcrystal,rv3029 Real Time Clock Module with I2C-Bus -miramems,da226 MiraMEMS DA226 2-axis 14-bit digital accelerometer -miramems,da280 MiraMEMS DA280 3-axis 14-bit digital accelerometer -miramems,da311 MiraMEMS DA311 3-axis 12-bit digital accelerometer -national,lm63 Temperature sensor with integrated fan control -national,lm75 I2C TEMP SENSOR -national,lm80 Serial Interface ACPI-Compatible Microprocessor System Hardware Monitor -national,lm85 Temperature sensor with integrated fan control -national,lm92 ±0.33°C Accurate, 12-Bit + Sign Temperature Sensor and Thermal Window Comparator with Two-Wire Interface -nuvoton,npct501 i2c trusted platform module (TPM) -nuvoton,npct601 i2c trusted platform module (TPM2) -nuvoton,w83773g Nuvoton Temperature Sensor -nxp,pca9556 Octal SMBus and I2C registered interface -nxp,pca9557 8-bit I2C-bus and SMBus I/O port with reset -nxp,pcf2127 Real-time clock -nxp,pcf2129 Real-time clock -nxp,pcf8523 Real-time Clock -nxp,pcf8563 Real-time clock/calendar -nxp,pcf85063 Tiny Real-Time Clock -oki,ml86v7667 OKI ML86V7667 video decoder -ovti,ov5642 OV5642: Color CMOS QSXGA (5-megapixel) Image Sensor with OmniBSI and Embedded TrueFocus -pericom,pt7c4338 Real-time Clock Module -plx,pex8648 48-Lane, 12-Port PCI Express Gen 2 (5.0 GT/s) Switch -pulsedlight,lidar-lite-v2 Pulsedlight LIDAR range-finding sensor -ricoh,r2025sd I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC -ricoh,r2221tl I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC -ricoh,rs5c372a I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC -ricoh,rs5c372b I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC -ricoh,rv5c386 I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC -ricoh,rv5c387a I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC -samsung,24ad0xd1 S524AD0XF1 (128K/256K-bit Serial EEPROM for Low Power) -sgx,vz89x SGX Sensortech VZ89X Sensors -sii,s35390a 2-wire CMOS real-time clock -silabs,si7020 Relative Humidity and Temperature Sensors -skyworks,sky81452 Skyworks SKY81452: Six-Channel White LED Driver with Touch Panel Bias Supply -st,24c256 i2c serial eeprom (24cxx) -taos,tsl2550 Ambient Light Sensor with SMBUS/Two Wire Serial Interface -ti,ads7828 8-Channels, 12-bit ADC -ti,ads7830 8-Channels, 8-bit ADC -ti,amc6821 Temperature Monitoring and Fan Control -ti,tsc2003 I2C Touch-Screen Controller -ti,tmp102 Low Power Digital Temperature Sensor with SMBUS/Two Wire Serial Interface -ti,tmp103 Low Power Digital Temperature Sensor with SMBUS/Two Wire Serial Interface -ti,tmp275 Digital Temperature Sensor -winbond,w83793 Winbond/Nuvoton H/W Monitor -winbond,wpct301 i2c trusted platform module (TPM) diff --git a/Documentation/devicetree/bindings/trivial-devices.yaml b/Documentation/devicetree/bindings/trivial-devices.yaml new file mode 100644 index 000000000000..c5d31754a354 --- /dev/null +++ b/Documentation/devicetree/bindings/trivial-devices.yaml @@ -0,0 +1,392 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/trivial-devices.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Trivial I2C and SPI devices that have simple device tree bindings + +maintainers: + - Rob Herring + +description: | + This is a list of trivial I2C and SPI devices that have simple device tree + bindings, consisting only of a compatible field, an address and possibly an + interrupt line. + + If a device needs more specific bindings, such as properties to + describe some aspect of it, there needs to be a specific binding + document for it just like any other devices. + +properties: + reg: + maxItems: 1 + interrupts: + maxItems: 1 + compatible: + items: + - enum: + # AB-RTCMC-32.768kHz-B5ZE-S3: Real Time Clock/Calendar Module with I2C Interface + - abracon,abb5zes3 + # SMBus/I2C Digital Temperature Sensor in 6-Pin SOT with SMBus Alert and Over Temperature Pin + - ad,ad7414 + # ADM9240: Complete System Hardware Monitor for uProcessor-Based Systems + - ad,adm9240 + # +/-1C TDM Extended Temp Range I.C + - adi,adt7461 + # +/-1C TDM Extended Temp Range I.C + - adt7461 + # +/-1C TDM Extended Temp Range I.C + - adi,adt7473 + # +/-1C TDM Extended Temp Range I.C + - adi,adt7475 + # +/-1C TDM Extended Temp Range I.C + - adi,adt7476 + # +/-1C TDM Extended Temp Range I.C + - adi,adt7490 + # Three-Axis Digital Accelerometer + - adi,adxl345 + # Three-Axis Digital Accelerometer (backward-compatibility value "adi,adxl345" must be listed too) + - adi,adxl346 + # AMS iAQ-Core VOC Sensor + - ams,iaq-core + # i2c serial eeprom (24cxx) + - at,24c08 + # i2c trusted platform module (TPM) + - atmel,at97sc3204t + # CM32181: Ambient Light Sensor + - capella,cm32181 + # CM3232: Ambient Light Sensor + - capella,cm3232 + # I2C, 32-Bit Binary Counter Watchdog RTC with Trickle Charger and Reset Input/Output + - dallas,ds1374 + # High-Precision Digital Thermometer + - dallas,ds1631 + # Dallas DS1672 Real-time Clock + - dallas,ds1672 + # Total-Elapsed-Time Recorder with Alarm + - dallas,ds1682 + # Tiny Digital Thermometer and Thermostat + - dallas,ds1775 + # Extremely Accurate I²C RTC with Integrated Crystal and SRAM + - dallas,ds3232 + # CPU Supervisor with Nonvolatile Memory and Programmable I/O + - dallas,ds4510 + # Digital Thermometer and Thermostat + - dallas,ds75 + # Devantech SRF02 ultrasonic ranger in I2C mode + - devantech,srf02 + # Devantech SRF08 ultrasonic ranger + - devantech,srf08 + # Devantech SRF10 ultrasonic ranger + - devantech,srf10 + # DA9053: flexible system level PMIC with multicore support + - dlg,da9053 + # DA9063: system PMIC for quad-core application processors + - dlg,da9063 + # DMARD09: 3-axis Accelerometer + - domintech,dmard09 + # DMARD10: 3-axis Accelerometer + - domintech,dmard10 + # I2C-BUS INTERFACE REAL TIME CLOCK MODULE + - epson,rx8010 + # I2C-BUS INTERFACE REAL TIME CLOCK MODULE + - epson,rx8581 + # EM Microelectronic EM3027 Real-time Clock + - emmicro,em3027 + # MAG3110: Xtrinsic High Accuracy, 3D Magnetometer + - fsl,mag3110 + # MMA7660FC: 3-Axis Orientation/Motion Detection Sensor + - fsl,mma7660 + # MMA8450Q: Xtrinsic Low-power, 3-axis Xtrinsic Accelerometer + - fsl,mma8450 + # MPL3115: Absolute Digital Pressure Sensor + - fsl,mpl3115 + # MPR121: Proximity Capacitive Touch Sensor Controller + - fsl,mpr121 + # SGTL5000: Ultra Low-Power Audio Codec + - fsl,sgtl5000 + # G751: Digital Temperature Sensor and Thermal Watchdog with Two-Wire Interface + - gmt,g751 + # Infineon SLB9635 (Soft-) I2C TPM (old protocol, max 100khz) + - infineon,slb9635tt + # Infineon SLB9645 I2C TPM (new protocol, max 400khz) + - infineon,slb9645tt + # Infineon TLV493D-A1B6 I2C 3D Magnetic Sensor + - infineon,tlv493d-a1b6 + # Intersil ISL1208 Low Power RTC with Battery Backed SRAM + - isil,isl1208 + # Intersil ISL1218 Low Power RTC with Battery Backed SRAM + - isil,isl1218 + # Intersil ISL12022 Real-time Clock + - isil,isl12022 + # Intersil ISL29028 Ambient Light and Proximity Sensor + - isil,isl29028 + # Intersil ISL29030 Ambient Light and Proximity Sensor + - isil,isl29030 + # 5 Bit Programmable, Pulse-Width Modulator + - maxim,ds1050 + # Low-Power, 4-/12-Channel, 2-Wire Serial, 12-Bit ADCs + - maxim,max1237 + # PECI-to-I2C translator for PECI-to-SMBus/I2C protocol conversion + - maxim,max6621 + # 9-Bit/12-Bit Temperature Sensors with I²C-Compatible Serial Interface + - maxim,max6625 + # mCube 3-axis 8-bit digital accelerometer + - mcube,mc3230 + # MEMSIC 2-axis 8-bit digital accelerometer + - memsic,mxc6225 + # Microchip 7-bit Single I2C Digital POT (5k) + - microchip,mcp4017-502 + # Microchip 7-bit Single I2C Digital POT (10k) + - microchip,mcp4017-103 + # Microchip 7-bit Single I2C Digital POT (50k) + - microchip,mcp4017-503 + # Microchip 7-bit Single I2C Digital POT (100k) + - microchip,mcp4017-104 + # Microchip 7-bit Single I2C Digital POT (5k) + - microchip,mcp4018-502 + # Microchip 7-bit Single I2C Digital POT (10k) + - microchip,mcp4018-103 + # Microchip 7-bit Single I2C Digital POT (50k) + - microchip,mcp4018-503 + # Microchip 7-bit Single I2C Digital POT (100k) + - microchip,mcp4018-104 + # Microchip 7-bit Single I2C Digital POT (5k) + - microchip,mcp4019-502 + # Microchip 7-bit Single I2C Digital POT (10k) + - microchip,mcp4019-103 + # Microchip 7-bit Single I2C Digital POT (50k) + - microchip,mcp4019-503 + # Microchip 7-bit Single I2C Digital POT (100k) + - microchip,mcp4019-104 + # Microchip 7-bit Single I2C Digital Potentiometer (5k) + - microchip,mcp4531-502 + # Microchip 7-bit Single I2C Digital Potentiometer (10k) + - microchip,mcp4531-103 + # Microchip 7-bit Single I2C Digital Potentiometer (50k) + - microchip,mcp4531-503 + # Microchip 7-bit Single I2C Digital Potentiometer (100k) + - microchip,mcp4531-104 + # Microchip 7-bit Single I2C Digital Potentiometer (5k) + - microchip,mcp4532-502 + # Microchip 7-bit Single I2C Digital Potentiometer (10k) + - microchip,mcp4532-103 + # Microchip 7-bit Single I2C Digital Potentiometer (50k) + - microchip,mcp4532-503 + # Microchip 7-bit Single I2C Digital Potentiometer (100k) + - microchip,mcp4532-104 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4541-502 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4541-103 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4541-503 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4541-104 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4542-502 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4542-103 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4542-503 + # Microchip 7-bit Single I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4542-104 + # Microchip 8-bit Single I2C Digital Potentiometer (5k) + - microchip,mcp4551-502 + # Microchip 8-bit Single I2C Digital Potentiometer (10k) + - microchip,mcp4551-103 + # Microchip 8-bit Single I2C Digital Potentiometer (50k) + - microchip,mcp4551-503 + # Microchip 8-bit Single I2C Digital Potentiometer (100k) + - microchip,mcp4551-104 + # Microchip 8-bit Single I2C Digital Potentiometer (5k) + - microchip,mcp4552-502 + # Microchip 8-bit Single I2C Digital Potentiometer (10k) + - microchip,mcp4552-103 + # Microchip 8-bit Single I2C Digital Potentiometer (50k) + - microchip,mcp4552-503 + # Microchip 8-bit Single I2C Digital Potentiometer (100k) + - microchip,mcp4552-104 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4561-502 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4561-103 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4561-503 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4561-104 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4562-502 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4562-103 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4562-503 + # Microchip 8-bit Single I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4562-104 + # Microchip 7-bit Dual I2C Digital Potentiometer (5k) + - microchip,mcp4631-502 + # Microchip 7-bit Dual I2C Digital Potentiometer (10k) + - microchip,mcp4631-103 + # Microchip 7-bit Dual I2C Digital Potentiometer (50k) + - microchip,mcp4631-503 + # Microchip 7-bit Dual I2C Digital Potentiometer (100k) + - microchip,mcp4631-104 + # Microchip 7-bit Dual I2C Digital Potentiometer (5k) + - microchip,mcp4632-502 + # Microchip 7-bit Dual I2C Digital Potentiometer (10k) + - microchip,mcp4632-103 + # Microchip 7-bit Dual I2C Digital Potentiometer (50k) + - microchip,mcp4632-503 + # Microchip 7-bit Dual I2C Digital Potentiometer (100k) + - microchip,mcp4632-104 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4641-502 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4641-103 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4641-503 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4641-104 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4642-502 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4642-103 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4642-503 + # Microchip 7-bit Dual I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4642-104 + # Microchip 8-bit Dual I2C Digital Potentiometer (5k) + - microchip,mcp4651-502 + # Microchip 8-bit Dual I2C Digital Potentiometer (10k) + - microchip,mcp4651-103 + # Microchip 8-bit Dual I2C Digital Potentiometer (50k) + - microchip,mcp4651-503 + # Microchip 8-bit Dual I2C Digital Potentiometer (100k) + - microchip,mcp4651-104 + # Microchip 8-bit Dual I2C Digital Potentiometer (5k) + - microchip,mcp4652-502 + # Microchip 8-bit Dual I2C Digital Potentiometer (10k) + - microchip,mcp4652-103 + # Microchip 8-bit Dual I2C Digital Potentiometer (50k) + - microchip,mcp4652-503 + # Microchip 8-bit Dual I2C Digital Potentiometer (100k) + - microchip,mcp4652-104 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4661-502 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4661-103 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4661-503 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4661-104 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (5k) + - microchip,mcp4662-502 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (10k) + - microchip,mcp4662-103 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (50k) + - microchip,mcp4662-503 + # Microchip 8-bit Dual I2C Digital Potentiometer with NV Memory (100k) + - microchip,mcp4662-104 + # PWM Fan Speed Controller With Fan Fault Detection + - microchip,tc654 + # PWM Fan Speed Controller With Fan Fault Detection + - microchip,tc655 + # Real Time Clock Module with I2C-Bus + - microcrystal,rv3029 + # MiraMEMS DA226 2-axis 14-bit digital accelerometer + - miramems,da226 + # MiraMEMS DA280 3-axis 14-bit digital accelerometer + - miramems,da280 + # MiraMEMS DA311 3-axis 12-bit digital accelerometer + - miramems,da311 + # Temperature sensor with integrated fan control + - national,lm63 + # I2C TEMP SENSOR + - national,lm75 + # Serial Interface ACPI-Compatible Microprocessor System Hardware Monitor + - national,lm80 + # Temperature sensor with integrated fan control + - national,lm85 + # ±0.33°C Accurate, 12-Bit + Sign Temperature Sensor and Thermal Window Comparator with Two-Wire Interface + - national,lm92 + # i2c trusted platform module (TPM) + - nuvoton,npct501 + # i2c trusted platform module (TPM2) + - nuvoton,npct601 + # Nuvoton Temperature Sensor + - nuvoton,w83773g + # Octal SMBus and I2C registered interface + - nxp,pca9556 + # 8-bit I2C-bus and SMBus I/O port with reset + - nxp,pca9557 + # Real-time clock + - nxp,pcf2127 + # Real-time clock + - nxp,pcf2129 + # Real-time Clock + - nxp,pcf8523 + # Real-time clock/calendar + - nxp,pcf8563 + # Tiny Real-Time Clock + - nxp,pcf85063 + # OKI ML86V7667 video decoder + - oki,ml86v7667 + # OV5642: Color CMOS QSXGA (5-megapixel) Image Sensor with OmniBSI and Embedded TrueFocus + - ovti,ov5642 + # Real-time Clock Module + - pericom,pt7c4338 + # 48-Lane, 12-Port PCI Express Gen 2 (5.0 GT/s) Switch + - plx,pex8648 + # Pulsedlight LIDAR range-finding sensor + - pulsedlight,lidar-lite-v2 + # I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC + - ricoh,r2025sd + # I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC + - ricoh,r2221tl + # I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC + - ricoh,rs5c372a + # I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC + - ricoh,rs5c372b + # I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC + - ricoh,rv5c386 + # I2C bus SERIAL INTERFACE REAL-TIME CLOCK IC + - ricoh,rv5c387a + # S524AD0XF1 (128K/256K-bit Serial EEPROM for Low Power) + - samsung,24ad0xd1 + # SGX Sensortech VZ89X Sensors + - sgx,vz89x + # 2-wire CMOS real-time clock + - sii,s35390a + # Relative Humidity and Temperature Sensors + - silabs,si7020 + # Skyworks SKY81452: Six-Channel White LED Driver with Touch Panel Bias Supply + - skyworks,sky81452 + # i2c serial eeprom (24cxx) + - st,24c256 + # Ambient Light Sensor with SMBUS/Two Wire Serial Interface + - taos,tsl2550 + # 8-Channels, 12-bit ADC + - ti,ads7828 + # 8-Channels, 8-bit ADC + - ti,ads7830 + # Temperature Monitoring and Fan Control + - ti,amc6821 + # I2C Touch-Screen Controller + - ti,tsc2003 + # Low Power Digital Temperature Sensor with SMBUS/Two Wire Serial Interface + - ti,tmp102 + # Low Power Digital Temperature Sensor with SMBUS/Two Wire Serial Interface + - ti,tmp103 + # Digital Temperature Sensor + - ti,tmp275 + # Winbond/Nuvoton H/W Monitor + - winbond,w83793 + # i2c trusted platform module (TPM) + - winbond,wpct301 + +required: + - compatible + - reg + +... From patchwork Mon Dec 3 21:31:53 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152781 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7320787ljp; Mon, 3 Dec 2018 13:35:49 -0800 (PST) X-Google-Smtp-Source: AFSGD/WHrAEF5iPDhb8EJzD12cBuOY3UWjTqvxuGMoD12NpPBgABrWncBK1BJsKKCVGqLLVTf2OE X-Received: by 2002:a63:d10:: with SMTP id c16mr14728412pgl.382.1543872948878; Mon, 03 Dec 2018 13:35:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872948; cv=none; d=google.com; s=arc-20160816; b=A1BP7v/ei3P3devnjr9FdpJVm/HMhLn17LUGg/OTicObIWLx9gpIIiTrPWq2dU4zhp 8zv0u7n0VGaQEL/Xi+PCr9d90VbDFqk1Zep7djyRb+O6+AkaJCEOZPwchGefQYmAARVe DsjST+iUaulcSAmF9MF3nss7A4zkExiDNtSfplA3hok+JuBpqgwkuqpWSQiYCRql9A54 MILA75ny16B6VCkn0bqJBMd4ZdaICurNTf9jm2vMP0rpcuTlNh6flkRhwwvQdzkNPJSG BP/J5Tj54YZiTulH2T5qBpy0hKKz7eRl1VYBSQODt+sxdWfF+xpBbAZvPzUkIw8OepUG R1Yg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=EX5Bbxszue3VcY0+K5Qoq6qRkzYBy/6q4QLJhvS89M4=; b=vGiYUScvchfruY1D4lvFgfnduv1NktYyxWHSPLVTuayudK3X5MMTUUSnmgOKbS44b6 wOqpcBMj4IdNtHYCyiHegHGPGAykA51YiuuDJKujRxJzej2ea6EsPOC5GqiVlDLew9ku HMpAwPKCbBHsvJtT1jx5g6RYLiVXGd+/BhFEcB7Ymy+iIo0N4hiD+ew1gLwYGbGeuoMd l1feFifvsu3kPnYmMSTDekjTyZwWy4c0PoUgk7pQ71o2av0G6QA/FegPbUFL+Igq9qKZ 1GH2x3/+cVYgWXsB0bhdKKEz7TNeJHlupWpxyg3V7ACP3DIoscTuycXfHOb/g9GTat9N f29Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w5si7032427plz.419.2018.12.03.13.35.48; Mon, 03 Dec 2018 13:35:48 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726505AbeLCVfl (ORCPT + 32 others); Mon, 3 Dec 2018 16:35:41 -0500 Received: from mail-ot1-f65.google.com ([209.85.210.65]:34652 "EHLO mail-ot1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726038AbeLCVcc (ORCPT ); Mon, 3 Dec 2018 16:32:32 -0500 Received: by mail-ot1-f65.google.com with SMTP id t5so13159104otk.1; Mon, 03 Dec 2018 13:32:31 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=EX5Bbxszue3VcY0+K5Qoq6qRkzYBy/6q4QLJhvS89M4=; b=aaP+RjuZOFx4CRMCgReqlYkMiQ7dmI2iavgP/K3OdlIUyFDFh9nXme4AbODzzErLzM lFkLGy9bS8sD1zWUaMqhaJl+ca7atFWlN2aeMYFpAL4QU6ER4kQt3BkEpGefmGoAVjuj WnhtyEwYlSXBc7P0XkME9YF7lEfg9HlxTOh+306aXTOupdz+ok4IlgzPPJJ41/TC7gZN 3zopBs6yb12xEaW3dOeyp2KqcPTh9uj1z4r8pMDagp92fHtPAJO4hch31lX8a5T/fwWo tBnDIMiJu1AoigmxSGZ84Pm2tBib1MCelpAWvtjVDJlI+wGjD7Tt8PkWJf2x7a3UeGk0 ZWvA== X-Gm-Message-State: AA+aEWayPYVayIxiKRCS1s1oWmrAahJBrgKdSV+uaSNCDFj1Bb1yv8ss ArhTT26l0cpDXNSDmguq1CbsXWU= X-Received: by 2002:a9d:620f:: with SMTP id g15mr10489610otj.296.1543872750861; Mon, 03 Dec 2018 13:32:30 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.29 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:29 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Dinh Nguyen Subject: [PATCH v2 04/34] dt-bindings: altera: Convert clkmgr binding to json-schema Date: Mon, 3 Dec 2018 15:31:53 -0600 Message-Id: <20181203213223.16986-5-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Altera clkmgr to DT schema format using json-schema. Cc: Mark Rutland Cc: Dinh Nguyen Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../arm/altera/socfpga-clk-manager.txt | 11 ------- .../arm/altera/socfpga-clk-manager.yaml | 31 +++++++++++++++++++ 2 files changed, 31 insertions(+), 11 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.txt create mode 100644 Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.txt b/Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.txt deleted file mode 100644 index 2c28f1d12f45..000000000000 --- a/Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.txt +++ /dev/null @@ -1,11 +0,0 @@ -Altera SOCFPGA Clock Manager - -Required properties: -- compatible : "altr,clk-mgr" -- reg : Should contain base address and length for Clock Manager - -Example: - clkmgr@ffd04000 { - compatible = "altr,clk-mgr"; - reg = <0xffd04000 0x1000>; - }; diff --git a/Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.yaml b/Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.yaml new file mode 100644 index 000000000000..e4131fa42b26 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/altera/socfpga-clk-manager.yaml @@ -0,0 +1,31 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/altera/socfpga-clk-manager.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Altera SOCFPGA Clock Manager + +maintainers: + - Dinh Nguyen + +description: test + +properties: + compatible: + items: + - const: altr,clk-mgr + reg: + maxItems: 1 + +required: + - compatible + +examples: + - | + clkmgr@ffd04000 { + compatible = "altr,clk-mgr"; + reg = <0xffd04000 0x1000>; + }; + +... From patchwork Mon Dec 3 21:31:54 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152777 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7320408ljp; Mon, 3 Dec 2018 13:35:26 -0800 (PST) X-Google-Smtp-Source: AFSGD/W0PrWho5GZ1pthzpK+JIPN6x1rr3meGH3Z+/v8dyFmoRFp0AmWsCiMK3NxYYmpsJg0fGT+ X-Received: by 2002:a62:5182:: with SMTP id f124mr17683408pfb.238.1543872926078; Mon, 03 Dec 2018 13:35:26 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872926; cv=none; d=google.com; s=arc-20160816; b=qXtW7U2vs1EJbHrIbwGRtW2RZNs43MSE/loHIMZLN88Xhf/3T1OdryXdOEKvusX4yB EAHnRCu+YI3tiALjhdLZPLo3OsGmY+eWA8aWaRr7fe7d5TOvHsjRPcFZFfPQoxZ3lzjP 5lNbpYdApiV8APSzSS7ast55F4dPxTeOu6dDZeHJnyDb3zNif20PHHCbB1d0/jq3qjKG 41fMGdEGOLV9kWfvkEUyU6KTFt1HjKycYI2SZTufOnFyG619oZluOfOB5p357dZQagi4 DkN+KIB+HIcf0HBw+z5CTpzzeeN219+5D4ccYjd25TrDRDEFr+jBK2IQxHBw9jTtGZ0n DKgQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=r8hHjlrgRb6o1Gybi9b4yXPPCrMqQy6hVm/Nzderzac=; b=V8C8zJKdxdYw6BJwZq0d0kgG1NqAaFAz6z/ozWSMvUWgE7RNbE/I4W8xETsdnTKhsv TGs3g/oRzvn0Cy0mPhiPCWGrSqUIbyaXuSYa2wwQNJ9up2ydROnDXUwWWKlh+VUkWWd4 9VvSGi3R7osJfpwFw9uvUIMGdjAAgh4qyYsXwsfJCO0FzH9U+yFoqosyj4FvWQACbHHP ptxMstnZNbt42n1sI1lmKkS/CJ4KRij8eXdYWAXLVrsn0/0q8aHG8I05RpEmIR/wveI9 VqyEbN0VyYIiTDqRmzpI6UPVQmQfcyKTUG6FFuGIi/zOBUqQ2NN1P7cgMH0GZsgz+LxR KeKw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y10si13709264plt.406.2018.12.03.13.35.25; Mon, 03 Dec 2018 13:35:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726081AbeLCVch (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:37 -0500 Received: from mail-ot1-f67.google.com ([209.85.210.67]:43096 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726051AbeLCVcd (ORCPT ); Mon, 3 Dec 2018 16:32:33 -0500 Received: by mail-ot1-f67.google.com with SMTP id a11so13090690otr.10; Mon, 03 Dec 2018 13:32:32 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=r8hHjlrgRb6o1Gybi9b4yXPPCrMqQy6hVm/Nzderzac=; b=ptLiPrNOzrMfQ08Zdm8Ih1WvSK5XljBmdf8tUqhjWmHQOhqODVinezUyoD6FbnobOs kFtFU0ak2hmie0CXxAoqr7cAPZf6vL1tPqcRvTtBaDIP/QwmHRoG1554tg+fhF+uSyat 3sTsH3pOhP9nJd2JlXQ9HIYP5zaHgTc9Dx4YwyG0ym/oTBHsx02eEarDfpaHkVE77N/s D4igU0UPkmAa8DIyBX8xRpQtSSaXFZV98gIPbNHjZSU21lTl1XzR4CQLg6noY2VzlyMp dEWGP2TNAiJ2OCcj4e9Vpx4oRDXPAj9znhArQ40b6zLmuz0EH+/Y8G5OreDiu3FW1uvQ Bl1A== X-Gm-Message-State: AA+aEWZQJQ2RToRZ/8CRSTgn/Q6LaBpGk+/sCCmcayUuus/bDv+iTI7b PdpDpQrmyrOHmsUdZXrd+v6DdKc= X-Received: by 2002:a9d:6c11:: with SMTP id f17mr10582822otq.38.1543872751944; Mon, 03 Dec 2018 13:32:31 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.30 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:31 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org Subject: [PATCH v2 05/34] dt-bindings: i2c: Convert i2c-gpio binding to json-schema Date: Mon, 3 Dec 2018 15:31:54 -0600 Message-Id: <20181203213223.16986-6-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert the i2c-gpio binding to DT schema format using json-schema. This serves as an example of how to include other schema (i2c-controller.yaml in this case). Signed-off-by: Rob Herring --- .../devicetree/bindings/i2c/i2c-gpio.txt | 46 ------------ .../devicetree/bindings/i2c/i2c-gpio.yaml | 73 +++++++++++++++++++ 2 files changed, 73 insertions(+), 46 deletions(-) delete mode 100644 Documentation/devicetree/bindings/i2c/i2c-gpio.txt create mode 100644 Documentation/devicetree/bindings/i2c/i2c-gpio.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/i2c/i2c-gpio.txt b/Documentation/devicetree/bindings/i2c/i2c-gpio.txt deleted file mode 100644 index 38a05562d1d2..000000000000 --- a/Documentation/devicetree/bindings/i2c/i2c-gpio.txt +++ /dev/null @@ -1,46 +0,0 @@ -Device-Tree bindings for i2c gpio driver - -Required properties: - - compatible = "i2c-gpio"; - - sda-gpios: gpio used for the sda signal, this should be flagged as - active high using open drain with (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN) - from since the signal is by definition - open drain. - - scl-gpios: gpio used for the scl signal, this should be flagged as - active high using open drain with (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN) - from since the signal is by definition - open drain. - -Optional properties: - - i2c-gpio,scl-output-only: scl as output only - - i2c-gpio,delay-us: delay between GPIO operations (may depend on each platform) - - i2c-gpio,timeout-ms: timeout to get data - -Deprecated properties, do not use in new device tree sources: - - gpios: sda and scl gpio, alternative for {sda,scl}-gpios - - i2c-gpio,sda-open-drain: this means that something outside of our - control has put the GPIO line used for SDA into open drain mode, and - that something is not the GPIO chip. It is essentially an - inconsistency flag. - - i2c-gpio,scl-open-drain: this means that something outside of our - control has put the GPIO line used for SCL into open drain mode, and - that something is not the GPIO chip. It is essentially an - inconsistency flag. - -Example nodes: - -#include - -i2c@0 { - compatible = "i2c-gpio"; - sda-gpios = <&pioA 23 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>; - scl-gpios = <&pioA 24 (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN)>; - i2c-gpio,delay-us = <2>; /* ~100 kHz */ - #address-cells = <1>; - #size-cells = <0>; - - rv3029c2@56 { - compatible = "rv3029c2"; - reg = <0x56>; - }; -}; diff --git a/Documentation/devicetree/bindings/i2c/i2c-gpio.yaml b/Documentation/devicetree/bindings/i2c/i2c-gpio.yaml new file mode 100644 index 000000000000..da6129090a8e --- /dev/null +++ b/Documentation/devicetree/bindings/i2c/i2c-gpio.yaml @@ -0,0 +1,73 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/i2c/i2c-gpio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Bindings for GPIO bitbanged I2C + +maintainers: + - Wolfram Sang + +allOf: + - $ref: /schemas/i2c/i2c-controller.yaml# + +properties: + compatible: + items: + - const: i2c-gpio + + sda-gpios: + description: + gpio used for the sda signal, this should be flagged as + active high using open drain with (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN) + from since the signal is by definition + open drain. + maxItems: 1 + + scl-gpios: + description: + gpio used for the scl signal, this should be flagged as + active high using open drain with (GPIO_ACTIVE_HIGH|GPIO_OPEN_DRAIN) + from since the signal is by definition + open drain. + maxItems: 1 + + i2c-gpio,scl-output-only: + description: scl as output only + type: boolean + + i2c-gpio,delay-us: + description: delay between GPIO operations (may depend on each platform) + $ref: /schemas/types.yaml#/definitions/uint32 + + i2c-gpio,timeout-ms: + description: timeout to get data + $ref: /schemas/types.yaml#/definitions/uint32 + + # Deprecated properties, do not use in new device tree sources: + gpios: + minItems: 2 + maxItems: 2 + description: sda and scl gpio, alternative for {sda,scl}-gpios + + i2c-gpio,sda-open-drain: + # Generate a warning if present + not: true + description: this means that something outside of our control has put + the GPIO line used for SDA into open drain mode, and that something is + not the GPIO chip. It is essentially an inconsistency flag. + + i2c-gpio,scl-open-drain: + # Generate a warning if present + not: true + description: this means that something outside of our control has put the + GPIO line used for SCL into open drain mode, and that something is not + the GPIO chip. It is essentially an inconsistency flag. + +required: + - compatible + - sda-gpios + - scl-gpios + +... From patchwork Mon Dec 3 21:31:55 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152750 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7317914ljp; Mon, 3 Dec 2018 13:32:42 -0800 (PST) X-Google-Smtp-Source: AFSGD/Wl0YPRawamIQRamJTS5w6s65MZr+S4t6zotHQbQVbO/K8qbhsd6KnvbolOLs8W0oRG32DG X-Received: by 2002:a63:f047:: with SMTP id s7mr14531972pgj.441.1543872762241; Mon, 03 Dec 2018 13:32:42 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872762; cv=none; d=google.com; s=arc-20160816; b=mB75b/NAGZQrS6mW3Q6/aExYrRHsdn3IxroTjTa9O3H4Fjx5DeAyDq6n3wuveCOYTX WJHkWEoCAAmAm4TTBJ3e+Vov1y3e6yKLE/voYHnNpoERyeJSD07MrnQ7x5lY7jHqeKxG omBxul0rCiwGO3MuqF6MDavu07mGLO1M0ctaulI8Bl33R68ZCGHSPhk/OUkr6ZgFlUMM LQeY1hDlQd8AL+ko2nTnlR0oNUW34onzom5eTxuG0iVhT1bwA3Sox4eKBn0Xy/+v2Hvl xqJI6Wxsyriax6kZ138seECUlgfWvBsySbl0tS97XABKokmREpeaYZSQRukd0O7gJnxJ YrQQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=JBdzh5igNzDqLEgQ/x0qGKygetPrx2TSisacJ9NbwDM=; b=PGllt48KlMMRMq934KDvzF67b6gndb78BtnAYPw2s5FrPj42jrmUYzg3u8MxZ07w6T OZHxUfo33nk1UP5LE/OaTzs8s4YUlQdMueyS/ozPsgVN+YYLYT7pjhOQ/yDldEBuTiBq f5lLGw3NyDZ/NMzWWl5V0ytQ8WaS7kXM05cn6n9B0WXMFbzNFHKKmtrI7RAcAzEHlfQr 1XC1AzTRKMeA6z8IDdhitZUS3QuyhGCQv8g09+17vjjdkPBXegYsbbCYbcsLbwaDJhSr EtU4chybGAZt7sSGAy3bjx8G8qIwR1CWUyy/UYf5vH08ior9HfCFs0wMwcGIMQr83osr BdIg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i6si13683911pgm.296.2018.12.03.13.32.41; Mon, 03 Dec 2018 13:32:42 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726108AbeLCVcj (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:39 -0500 Received: from mail-ot1-f67.google.com ([209.85.210.67]:34660 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725952AbeLCVce (ORCPT ); Mon, 3 Dec 2018 16:32:34 -0500 Received: by mail-ot1-f67.google.com with SMTP id t5so13159199otk.1; Mon, 03 Dec 2018 13:32:33 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=JBdzh5igNzDqLEgQ/x0qGKygetPrx2TSisacJ9NbwDM=; b=tDACOdXw1VUucMhSjiiZT/3fxRzBJFb07JXGxyaSTvTMNLUnS/8kn64IvG5AS9FLIV aWUHX/Q9vx6OreKum9WDSxviZKtGll80KcNcilY2yno0NPeaW4Tf4QSEwFOOBPThfz+B R/mLamvlK7JmI9WiuW8Is/e+pOEKa2/2PN8OEr107jkUj5mMSSue9vNqv8b8H8lq13I8 NYhSx2wAfIAfyXWaQ0cVKINWm8c/eAQbcaAhjdjDvSPOBWEiAzgdZpwbsVJZ4dn1Tmze NscB41RQNd+NkIB0LB/qCM23N6p8GsmPy21juTnznakfg1W6f91cUk/ynCYAR3zQVBp9 CZww== X-Gm-Message-State: AA+aEWaXwihjyNh1brjJnCVywLt7SyZvCzT09ZlCSqLIJQSq4nG8Jemc r3fhByQ6pIFIoe3ME9T8vHbSn+Y= X-Received: by 2002:a9d:2f66:: with SMTP id h93mr11773089otb.165.1543872753053; Mon, 03 Dec 2018 13:32:33 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.31 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:32 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Daniel Lezcano , Thomas Gleixner , Mark Rutland Subject: [PATCH v2 06/34] dt-bindings: timer: Convert ARM timer bindings to json-schema Date: Mon, 3 Dec 2018 15:31:55 -0600 Message-Id: <20181203213223.16986-7-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert ARM timers to DT schema format using json-schema. Cc: Daniel Lezcano Cc: Thomas Gleixner Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../bindings/timer/arm,arch_timer.txt | 112 ---------------- .../bindings/timer/arm,arch_timer.yaml | 103 +++++++++++++++ .../bindings/timer/arm,arch_timer_mmio.yaml | 120 ++++++++++++++++++ .../bindings/timer/arm,global_timer.txt | 27 ---- .../bindings/timer/arm,global_timer.yaml | 46 +++++++ 5 files changed, 269 insertions(+), 139 deletions(-) delete mode 100644 Documentation/devicetree/bindings/timer/arm,arch_timer.txt create mode 100644 Documentation/devicetree/bindings/timer/arm,arch_timer.yaml create mode 100644 Documentation/devicetree/bindings/timer/arm,arch_timer_mmio.yaml delete mode 100644 Documentation/devicetree/bindings/timer/arm,global_timer.txt create mode 100644 Documentation/devicetree/bindings/timer/arm,global_timer.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/timer/arm,arch_timer.txt b/Documentation/devicetree/bindings/timer/arm,arch_timer.txt deleted file mode 100644 index 68301b77e854..000000000000 --- a/Documentation/devicetree/bindings/timer/arm,arch_timer.txt +++ /dev/null @@ -1,112 +0,0 @@ -* ARM architected timer - -ARM cores may have a per-core architected timer, which provides per-cpu timers, -or a memory mapped architected timer, which provides up to 8 frames with a -physical and optional virtual timer per frame. - -The per-core architected timer is attached to a GIC to deliver its -per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC -to deliver its interrupts via SPIs. - -** CP15 Timer node properties: - -- compatible : Should at least contain one of - "arm,armv7-timer" - "arm,armv8-timer" - -- interrupts : Interrupt list for secure, non-secure, virtual and - hypervisor timers, in that order. - -- clock-frequency : The frequency of the main counter, in Hz. Should be present - only where necessary to work around broken firmware which does not configure - CNTFRQ on all CPUs to a uniform correct value. Use of this property is - strongly discouraged; fix your firmware unless absolutely impossible. - -- always-on : a boolean property. If present, the timer is powered through an - always-on power domain, therefore it never loses context. - -- fsl,erratum-a008585 : A boolean property. Indicates the presence of - QorIQ erratum A-008585, which says that reading the counter is - unreliable unless the same value is returned by back-to-back reads. - This also affects writes to the tval register, due to the implicit - counter read. - -- hisilicon,erratum-161010101 : A boolean property. Indicates the - presence of Hisilicon erratum 161010101, which says that reading the - counters is unreliable in some cases, and reads may return a value 32 - beyond the correct value. This also affects writes to the tval - registers, due to the implicit counter read. - -** Optional properties: - -- arm,cpu-registers-not-fw-configured : Firmware does not initialize - any of the generic timer CPU registers, which contain their - architecturally-defined reset values. Only supported for 32-bit - systems which follow the ARMv7 architected reset values. - -- arm,no-tick-in-suspend : The main counter does not tick when the system is in - low-power system suspend on some SoCs. This behavior does not match the - Architecture Reference Manual's specification that the system counter "must - be implemented in an always-on power domain." - - -Example: - - timer { - compatible = "arm,cortex-a15-timer", - "arm,armv7-timer"; - interrupts = <1 13 0xf08>, - <1 14 0xf08>, - <1 11 0xf08>, - <1 10 0xf08>; - clock-frequency = <100000000>; - }; - -** Memory mapped timer node properties: - -- compatible : Should at least contain "arm,armv7-timer-mem". - -- clock-frequency : The frequency of the main counter, in Hz. Should be present - only when firmware has not configured the MMIO CNTFRQ registers. - -- reg : The control frame base address. - -Note that #address-cells, #size-cells, and ranges shall be present to ensure -the CPU can address a frame's registers. - -A timer node has up to 8 frame sub-nodes, each with the following properties: - -- frame-number: 0 to 7. - -- interrupts : Interrupt list for physical and virtual timers in that order. - The virtual timer interrupt is optional. - -- reg : The first and second view base addresses in that order. The second view - base address is optional. - -- status : "disabled" indicates the frame is not available for use. Optional. - -Example: - - timer@f0000000 { - compatible = "arm,armv7-timer-mem"; - #address-cells = <1>; - #size-cells = <1>; - ranges; - reg = <0xf0000000 0x1000>; - clock-frequency = <50000000>; - - frame@f0001000 { - frame-number = <0> - interrupts = <0 13 0x8>, - <0 14 0x8>; - reg = <0xf0001000 0x1000>, - <0xf0002000 0x1000>; - }; - - frame@f0003000 { - frame-number = <1> - interrupts = <0 15 0x8>; - reg = <0xf0003000 0x1000>; - }; - }; diff --git a/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml b/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml new file mode 100644 index 000000000000..6deead07728e --- /dev/null +++ b/Documentation/devicetree/bindings/timer/arm,arch_timer.yaml @@ -0,0 +1,103 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/arm,arch_timer.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ARM architected timer + +maintainers: + - Marc Zyngier + - Mark Rutland +description: |+ + ARM cores may have a per-core architected timer, which provides per-cpu timers, + or a memory mapped architected timer, which provides up to 8 frames with a + physical and optional virtual timer per frame. + + The per-core architected timer is attached to a GIC to deliver its + per-processor interrupts via PPIs. The memory mapped timer is attached to a GIC + to deliver its interrupts via SPIs. + +properties: + compatible: + oneOf: + - items: + - enum: + - arm,cortex-a15-timer + - enum: + - arm,armv7-timer + - items: + - enum: + - arm,armv7-timer + - items: + - enum: + - arm,armv8-timer + + interrupts: + items: + - description: secure timer irq + - description: non-secure timer irq + - description: virtual timer irq + - description: hypervisor timer irq + + clock-frequency: + description: The frequency of the main counter, in Hz. Should be present + only where necessary to work around broken firmware which does not configure + CNTFRQ on all CPUs to a uniform correct value. Use of this property is + strongly discouraged; fix your firmware unless absolutely impossible. + + always-on: + type: boolean + description: If present, the timer is powered through an always-on power + domain, therefore it never loses context. + + fsl,erratum-a008585: + type: boolean + description: Indicates the presence of QorIQ erratum A-008585, which says + that reading the counter is unreliable unless the same value is returned + by back-to-back reads. This also affects writes to the tval register, due + to the implicit counter read. + + hisilicon,erratum-161010101: + type: boolean + description: Indicates the presence of Hisilicon erratum 161010101, which + says that reading the counters is unreliable in some cases, and reads may + return a value 32 beyond the correct value. This also affects writes to + the tval registers, due to the implicit counter read. + + arm,cpu-registers-not-fw-configured: + type: boolean + description: Firmware does not initialize any of the generic timer CPU + registers, which contain their architecturally-defined reset values. Only + supported for 32-bit systems which follow the ARMv7 architected reset + values. + + arm,no-tick-in-suspend: + type: boolean + description: The main counter does not tick when the system is in + low-power system suspend on some SoCs. This behavior does not match the + Architecture Reference Manual's specification that the system counter "must + be implemented in an always-on power domain." + +required: + - compatible + +oneOf: + - required: + - interrupts + - required: + - interrupts-extended + +examples: + - | + timer { + compatible = "arm,cortex-a15-timer", + "arm,armv7-timer"; + interrupts = <1 13 0xf08>, + <1 14 0xf08>, + <1 11 0xf08>, + <1 10 0xf08>; + clock-frequency = <100000000>; + }; + +... diff --git a/Documentation/devicetree/bindings/timer/arm,arch_timer_mmio.yaml b/Documentation/devicetree/bindings/timer/arm,arch_timer_mmio.yaml new file mode 100644 index 000000000000..c4ab59550fc2 --- /dev/null +++ b/Documentation/devicetree/bindings/timer/arm,arch_timer_mmio.yaml @@ -0,0 +1,120 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/arm,arch_timer_mmio.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ARM memory mapped architected timer + +maintainers: + - Marc Zyngier + - Mark Rutland + +description: |+ + ARM cores may have a memory mapped architected timer, which provides up to 8 + frames with a physical and optional virtual timer per frame. + + The memory mapped timer is attached to a GIC to deliver its interrupts via SPIs. + +properties: + compatible: + items: + - enum: + - arm,armv7-timer-mem + + reg: + maxItems: 1 + description: The control frame base address + + '#address-cells': + enum: [1, 2] + + '#size-cells': + const: 1 + + clock-frequency: + description: The frequency of the main counter, in Hz. Should be present + only where necessary to work around broken firmware which does not configure + CNTFRQ on all CPUs to a uniform correct value. Use of this property is + strongly discouraged; fix your firmware unless absolutely impossible. + + always-on: + type: boolean + description: If present, the timer is powered through an always-on power + domain, therefore it never loses context. + + arm,cpu-registers-not-fw-configured: + type: boolean + description: Firmware does not initialize any of the generic timer CPU + registers, which contain their architecturally-defined reset values. Only + supported for 32-bit systems which follow the ARMv7 architected reset + values. + + arm,no-tick-in-suspend: + type: boolean + description: The main counter does not tick when the system is in + low-power system suspend on some SoCs. This behavior does not match the + Architecture Reference Manual's specification that the system counter "must + be implemented in an always-on power domain." + +patternProperties: + '^frame@[0-9a-z]*$': + description: A timer node has up to 8 frame sub-nodes, each with the following properties. + properties: + frame-number: + allOf: + - $ref: "/schemas/types.yaml#/definitions/uint32" + - minimum: 0 + maximum: 7 + + interrupts: + minItems: 1 + maxItems: 2 + items: + - description: physical timer irq + - description: virtual timer irq + + reg : + minItems: 1 + maxItems: 2 + items: + - description: 1st view base address + - description: 2nd optional view base address + + required: + - frame-number + - interrupts + - reg + +required: + - compatible + - reg + - '#address-cells' + - '#size-cells' + +examples: + - | + timer@f0000000 { + compatible = "arm,armv7-timer-mem"; + #address-cells = <1>; + #size-cells = <1>; + ranges; + reg = <0xf0000000 0x1000>; + clock-frequency = <50000000>; + + frame@f0001000 { + frame-number = <0>; + interrupts = <0 13 0x8>, + <0 14 0x8>; + reg = <0xf0001000 0x1000>, + <0xf0002000 0x1000>; + }; + + frame@f0003000 { + frame-number = <1>; + interrupts = <0 15 0x8>; + reg = <0xf0003000 0x1000>; + }; + }; + +... diff --git a/Documentation/devicetree/bindings/timer/arm,global_timer.txt b/Documentation/devicetree/bindings/timer/arm,global_timer.txt deleted file mode 100644 index bdae3a818793..000000000000 --- a/Documentation/devicetree/bindings/timer/arm,global_timer.txt +++ /dev/null @@ -1,27 +0,0 @@ - -* ARM Global Timer - Cortex-A9 are often associated with a per-core Global timer. - -** Timer node required properties: - -- compatible : should contain - * "arm,cortex-a5-global-timer" for Cortex-A5 global timers. - * "arm,cortex-a9-global-timer" for Cortex-A9 global - timers or any compatible implementation. Note: driver - supports versions r2p0 and above. - -- interrupts : One interrupt to each core - -- reg : Specify the base address and the size of the GT timer - register window. - -- clocks : Should be phandle to a clock. - -Example: - - timer@2c000600 { - compatible = "arm,cortex-a9-global-timer"; - reg = <0x2c000600 0x20>; - interrupts = <1 13 0xf01>; - clocks = <&arm_periph_clk>; - }; diff --git a/Documentation/devicetree/bindings/timer/arm,global_timer.yaml b/Documentation/devicetree/bindings/timer/arm,global_timer.yaml new file mode 100644 index 000000000000..21c24a8e28fd --- /dev/null +++ b/Documentation/devicetree/bindings/timer/arm,global_timer.yaml @@ -0,0 +1,46 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/timer/arm,global_timer.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ARM Global Timer + +maintainers: + - Stuart Menefy + +description: + Cortex-A9 are often associated with a per-core Global timer. + +properties: + compatible: + items: + - enum: + - arm,cortex-a5-global-timer + - arm,cortex-a9-global-timer + + description: driver supports versions r2p0 and above. + + reg: + maxItems: 1 + + interrupts: + maxItems: 1 + + clocks: + maxItems: 1 + +required: + - compatible + - reg + - clocks + +examples: + - | + timer@2c000600 { + compatible = "arm,cortex-a9-global-timer"; + reg = <0x2c000600 0x20>; + interrupts = <1 13 0xf01>; + clocks = <&arm_periph_clk>; + }; +... From patchwork Mon Dec 3 21:31:58 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152776 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7320311ljp; Mon, 3 Dec 2018 13:35:19 -0800 (PST) X-Google-Smtp-Source: AFSGD/UV2QmPXyY8NeEbKNRrGzhgUMIFILuYK+ypMaufG98/RK9H63LhLj39mGbCUeL1h052LjNJ X-Received: by 2002:a62:8985:: with SMTP id n5mr17671599pfk.255.1543872919616; Mon, 03 Dec 2018 13:35:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872919; cv=none; d=google.com; s=arc-20160816; b=OF7ZJ+K+Cpa8nc5z4VxH01O2cNYX8SnprrQvRrQsVCvcVTSwJvSW+CwCOIMj4r2qVi S0Dd6tIg/d6cqYObx6Yi1gjRoPP9xzpEcYAP1qfhDko1G5P8wPdZKO810bqrcg3gLyPg EdkvBqkBHnUXlWrBTuxsuHDzCfbFAK4pSxXbMep2xXtju/wdlEOU32fepmJDNwUL0Sv0 SZ8TtSKayxvRYOYRSsTfQbWo6ZSA0Uu3ZGwtIJAKFS9KKXmnbBYVinKLqoSbGWhfFCb3 aHhmlhp4Vavmzc73MENWVqBUf3JKsw8WWrCnHPUMDQiggmQ7E3SlsQLOlY2ehWUmiB18 SHzA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=dA8AGvBGRvCAkyd4n1eYxm6anA991HhNOhSBUn8M78I=; b=rhmc3e4i7iyHpW2xeGSZbqTXA0kwZOJQGhqu3EBBdRqThYF8oalh3l1Y4tYqAzUIuM 5OFDg7bJRy0LSdisc3QdmeynwBXJ9HqxlUmrg3z1TJS3AvRKh4JX/ho6kY3BVOafWKTe zyEyQ/7OQhkqEu3MnHtrYq2Yr9zKu+fNr+Sn+yhCVj+p+0aDrvdb1GhZacQkEriAMKqW 2MJNOGZ4ZN12uDaj4dISQkWt4qgla+dzjpyJNl1gKBDIxzYYEsvHRtAeUsegtTpPMAdr VR9W1nfCO0pg0HjzlgULcPVy7j7QWxdY3DR/o6aAXANANOPkqgZ/qtGbZrN59GcVEMTy lkTA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d32si15493993pla.136.2018.12.03.13.35.19; Mon, 03 Dec 2018 13:35:19 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726481AbeLCVfR (ORCPT + 32 others); Mon, 3 Dec 2018 16:35:17 -0500 Received: from mail-oi1-f193.google.com ([209.85.167.193]:36342 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726088AbeLCVci (ORCPT ); Mon, 3 Dec 2018 16:32:38 -0500 Received: by mail-oi1-f193.google.com with SMTP id x23so12357529oix.3; Mon, 03 Dec 2018 13:32:37 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=dA8AGvBGRvCAkyd4n1eYxm6anA991HhNOhSBUn8M78I=; b=hhyy9UVNMOYuTHIXULYVyz2R8C7Wwnna/vM2g8acxpFgvnnnsN463UYcQYPYwH2per dN9hR0MZucgWbi4WDC+sIgczIJFw3qzujRquC3YajtqNXGsFElHOSsNsl9vvLfPul860 WgzlzYLPPBIjh7+U9sWHV3yRJPz+AxILY3P+bYVYFLxCd/nIjhOfFMZRrvWSIoskl+O9 A+Xn+sEHicvlFa3txY3Lqgi5BPl/eXhZ9PQDgoY9NxIQ+Z+yRWsLDPlQL9sASA7Kl/pG 3GyRCt35vdSAIM/yMmLNSPAWdL+p2eXeJx8/FdejOA+bdw18iBpwL+c/eoJyMg2a7BnB qCgw== X-Gm-Message-State: AA+aEWYsX68/d1eVgdWxeGBTKMND4LnltZOJnGsp9h1yNaHbjsCIN/s3 cfJTrqLGL9EMpGyKgUtYvYy8Sws= X-Received: by 2002:a54:4d81:: with SMTP id y1mr11227097oix.18.1543872756778; Mon, 03 Dec 2018 13:32:36 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.35 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:36 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland Subject: [PATCH v2 09/34] dt-bindings: arm: Convert primecell binding to json-schema Date: Mon, 3 Dec 2018 15:31:58 -0600 Message-Id: <20181203213223.16986-10-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert ARM Primecell binding to DT schema format using json-schema. Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/primecell.txt | 46 ------------------- .../devicetree/bindings/arm/primecell.yaml | 36 +++++++++++++++ 2 files changed, 36 insertions(+), 46 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/primecell.txt create mode 100644 Documentation/devicetree/bindings/arm/primecell.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/primecell.txt b/Documentation/devicetree/bindings/arm/primecell.txt deleted file mode 100644 index 0df6acacfaea..000000000000 --- a/Documentation/devicetree/bindings/arm/primecell.txt +++ /dev/null @@ -1,46 +0,0 @@ -* ARM Primecell Peripherals - -ARM, Ltd. Primecell peripherals have a standard id register that can be used to -identify the peripheral type, vendor, and revision. This value can be used for -driver matching. - -Required properties: - -- compatible : should be a specific name for the peripheral and - "arm,primecell". The specific name will match the ARM - engineering name for the logic block in the form: "arm,pl???" - -Optional properties: - -- arm,primecell-periphid : Value to override the h/w value with -- clocks : From common clock binding. First clock is phandle to clock for apb - pclk. Additional clocks are optional and specific to those peripherals. -- clock-names : From common clock binding. Shall be "apb_pclk" for first clock. -- dmas : From common DMA binding. If present, refers to one or more dma channels. -- dma-names : From common DMA binding, needs to match the 'dmas' property. - Devices with exactly one receive and transmit channel shall name - these "rx" and "tx", respectively. -- pinctrl- : Pinctrl states as described in bindings/pinctrl/pinctrl-bindings.txt -- pinctrl-names : Names corresponding to the numbered pinctrl states -- interrupts : one or more interrupt specifiers -- interrupt-names : names corresponding to the interrupts properties - -Example: - -serial@fff36000 { - compatible = "arm,pl011", "arm,primecell"; - arm,primecell-periphid = <0x00341011>; - - clocks = <&pclk>; - clock-names = "apb_pclk"; - - dmas = <&dma-controller 4>, <&dma-controller 5>; - dma-names = "rx", "tx"; - - pinctrl-0 = <&uart0_default_mux>, <&uart0_default_mode>; - pinctrl-1 = <&uart0_sleep_mode>; - pinctrl-names = "default","sleep"; - - interrupts = <0 11 0x4>; -}; - diff --git a/Documentation/devicetree/bindings/arm/primecell.yaml b/Documentation/devicetree/bindings/arm/primecell.yaml new file mode 100644 index 000000000000..5aae37f1c563 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/primecell.yaml @@ -0,0 +1,36 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/primecell.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ARM Primecell Peripherals + +maintainers: + - Rob Herring + +description: |+ + ARM, Ltd. Primecell peripherals have a standard id register that can be used to + identify the peripheral type, vendor, and revision. This value can be used for + driver matching. + +properties: + compatible: + contains: + const: arm,primecell + description: + Should be a specific name for the peripheral followed by "arm,primecell". + The specific name will match the ARM engineering name for the logic block + in the form "arm,pl???" + + arm,primecell-periphid: + $ref: /schemas/types.yaml#/definitions/uint32 + description: Value to override the h/w ID value + clocks: + minItems: 1 + maxItems: 32 + clock-names: + contains: + const: apb_pclk + additionalItems: true +... From patchwork Mon Dec 3 21:31:59 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152751 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7317967ljp; Mon, 3 Dec 2018 13:32:45 -0800 (PST) X-Google-Smtp-Source: AFSGD/Ue9UFAdfX8Q3wZyOJFG6iJaVC6k88+pZ+1Pn+fPufarZUqtBuhlRW/G8up9S1FgSVIK+H/ X-Received: by 2002:a17:902:3f81:: with SMTP id a1mr8962758pld.258.1543872764873; Mon, 03 Dec 2018 13:32:44 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872764; cv=none; d=google.com; s=arc-20160816; b=bO9vh38nl2GLTlryEOWWlOLYExq4cAuNCFrx0TCyB1MOL3lP7BeI8tevoua77JD4rQ E9Wv9zo51JKFEMJpVs3UFB5Qv/GPq/DQQUlnGd79U1l161vq+ZBctHeOpQk+hKq00KtX Dpdxc4GNMUj2nz/7mhF4PEFXOzlPkZ3Idd/Lqdjj9kpBgh+GBk8nYaBWN1yFe45TfV8O TjdTtzk4GeS33cZHVclr3F+x92isHigcbF23QFikewbd2PqsTGqr+2jQWHv6d3X8uKAx kQvPFUOQgPY7aH+5K/0H6IMxlAcbO92xShXQvQ3Dzo0yXAqPz0eltkWpg2HQdU0i+hsI glRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=Fzihti73hKbmmJj389IERxLXU8bEWQPykR3QHUcAyXE=; b=Q4Yme6KtdrrKf2WSTAGV/wb93FvWlNtbXr/VoqEjOXswFa1KO3Cc0L97NGisC9LFM7 00ie2tgGV5boBqfbqipyRyiG82MAXOrv6wKSloaWKfAw/TMKmpNqglE10ZWGpugh3/WB /yplnwoFU0zDxHHlRHguCms4yVCMqn5bN5P+lG8/jfxXKNtNhHcF9rOW+ALKgjGAg82z RKbsSvulEkRYt2Pq9/ECdAtY538j6pGfW7336CL5rl9X+75e4NxoRvtM013ilUx3CfWM qHJAnsEuloRIYppVpD/T6d8wmiboOrjtHp31qdKU9+U2k67A5dmmX8P9eARSB+mwy5NE 9gjA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o11si14145004pll.160.2018.12.03.13.32.44; Mon, 03 Dec 2018 13:32:44 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726137AbeLCVcm (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:42 -0500 Received: from mail-ot1-f68.google.com ([209.85.210.68]:34669 "EHLO mail-ot1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726103AbeLCVcj (ORCPT ); Mon, 3 Dec 2018 16:32:39 -0500 Received: by mail-ot1-f68.google.com with SMTP id t5so13159389otk.1; Mon, 03 Dec 2018 13:32:38 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Fzihti73hKbmmJj389IERxLXU8bEWQPykR3QHUcAyXE=; b=n7NJdPBeXVeHo+3LpilYro0u4MqRhgjjFFjBi43fTMOIU6+I5Uhn8l+38H7qkFi2TS 5/G7PfzKAIOQfiA1t0oxlYBcz6HDWcE+baIxlW7KEp/IENy3OVnVt7qtkF+Nvtez9mTY NzmKY+Z7+kHU6DPzNBk7w+JcGzw2RUiaNsroh7I3zBL0cKWTr6eE+dDRoYNB5C/URMoR apTAU93Oa9UlNV/mhT8H5O1rNrcGzsvQeg/7Ag/mD5cK6ngwAvh6ZWcr4TWb9KVQePOc 4spaAAop5TUKWm6trME3Sn39eugG6DUcYH5/meI35taikWS33t3cO2zoOQm7mkTWGL2l Dpew== X-Gm-Message-State: AA+aEWYX7q+Y0QezUdZIpSfBNlQePRX8++sqa1wyJVByABlE5pSl02Z4 3N89iuQiUp2ZQ24NhEMRXT4RK9A= X-Received: by 2002:a9d:694a:: with SMTP id p10mr12005275oto.44.1543872757948; Mon, 03 Dec 2018 13:32:37 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.36 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:37 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, =?utf-8?q?Andreas_F=C3=A4rber?= , Manivannan Sadhasivam , Mark Rutland Subject: [PATCH v2 10/34] dt-bindings: arm: Convert Actions Semi bindings to jsonschema Date: Mon, 3 Dec 2018 15:31:59 -0600 Message-Id: <20181203213223.16986-11-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Actions Semi SoC bindings to DT schema format using json-schema. Cc: "Andreas Färber" Cc: Manivannan Sadhasivam Cc: Mark Rutland Cc: linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/actions.txt | 56 ------------------- .../devicetree/bindings/arm/actions.yaml | 38 +++++++++++++ 2 files changed, 38 insertions(+), 56 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/actions.txt create mode 100644 Documentation/devicetree/bindings/arm/actions.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/actions.txt b/Documentation/devicetree/bindings/arm/actions.txt deleted file mode 100644 index d54f33c4e0da..000000000000 --- a/Documentation/devicetree/bindings/arm/actions.txt +++ /dev/null @@ -1,56 +0,0 @@ -Actions Semi platforms device tree bindings -------------------------------------------- - - -S500 SoC -======== - -Required root node properties: - - - compatible : must contain "actions,s500" - - -Modules: - -Root node property compatible must contain, depending on module: - - - LeMaker Guitar: "lemaker,guitar" - - -Boards: - -Root node property compatible must contain, depending on board: - - - Allo.com Sparky: "allo,sparky" - - Cubietech CubieBoard6: "cubietech,cubieboard6" - - LeMaker Guitar Base Board rev. B: "lemaker,guitar-bb-rev-b", "lemaker,guitar" - - -S700 SoC -======== - -Required root node properties: - -- compatible : must contain "actions,s700" - - -Boards: - -Root node property compatible must contain, depending on board: - - - Cubietech CubieBoard7: "cubietech,cubieboard7" - - -S900 SoC -======== - -Required root node properties: - -- compatible : must contain "actions,s900" - - -Boards: - -Root node property compatible must contain, depending on board: - - - uCRobotics Bubblegum-96: "ucrobotics,bubblegum-96" diff --git a/Documentation/devicetree/bindings/arm/actions.yaml b/Documentation/devicetree/bindings/arm/actions.yaml new file mode 100644 index 000000000000..60abd371e474 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/actions.yaml @@ -0,0 +1,38 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/actions.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Actions Semi platforms device tree bindings + +maintainers: + - Andreas Färber + - Manivannan Sadhasivam + +properties: + compatible: + oneOf: + # The Actions Semi S500 is a quad-core ARM Cortex-A9 SoC. + - items: + - enum: + - allo,sparky # Allo.com Sparky + - cubietech,cubieboard6 # Cubietech CubieBoard6 + - const: actions,s500 + - items: + - enum: + - lemaker,guitar-bb-rev-b # LeMaker Guitar Base Board rev. B + - const: lemaker,guitar + - const: actions,s500 + + # The Actions Semi S700 is a quad-core ARM Cortex-A53 SoC. + - items: + - enum: + - cubietech,cubieboard7 # Cubietech CubieBoard7 + - const: actions,s700 + + # The Actions Semi S900 is a quad-core ARM Cortex-A53 SoC. + - items: + - enum: + - ucrobotics,bubblegum-96 # uCRobotics Bubblegum-96 + - const: actions,s900 From patchwork Mon Dec 3 21:32:00 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152775 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7320194ljp; Mon, 3 Dec 2018 13:35:11 -0800 (PST) X-Google-Smtp-Source: AFSGD/WR267sB2+PcbutHJ2fKoMrDO9bqsW6fpobGresqo76H+Nh9BZL5hDUOox8XVOZ3C6dF9nn X-Received: by 2002:a62:5793:: with SMTP id i19mr17677030pfj.49.1543872911569; Mon, 03 Dec 2018 13:35:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872911; cv=none; d=google.com; s=arc-20160816; b=woWhENNZP/L64nkbuGdD9c1qgu3pCfNRNcs9mER3iqGAA3PA/xITxlzEtbBale4Jx6 V99Br9Xpvdjp9dILHwlOuEUmvJj3RS3rmFKPNFgeWvCKi80ayDffwbIOSjjcwgvas6nz MLOSFE+F2Jy/4gIfy0s6HPJDOmnbN+iCJUY9mqqOln8okaZhTccftm4QuxAV8P7Or7U/ wW4KR+V8mfJW8HS3s1aXO5vzpfVi9ac9BTGbHCtKhSoLZfxRtZb7t7blFARH6QSBH4cq 7mMs67iPRNz0KnKBYRe/SsuuVdWGcIg43JzZHB/UovdJX0WsYLgn4sOOk1wYAt+VSEVM d9PA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=7ekJXPkH8vDQKH6Ka6Zw4d6P9Suv20xxzhFNrwmwfqI=; b=quC98oKYNm3gDIgXxkIuzaH2uCh5LgItfIfFobG95z8BjMPmt+2H2y7BhR/0NHg5cE y4pgDcWsTzVWUXTd58uNwK5OdiB6oGRoyoacZlwyuiDwLBD25LR6XpnTC0yoUkvKHeIt 1s+QNDSgOPT58Nz7cP01jWpLRAZvGDBiUmcULYjXV+2TzfAGZyCT63lLmGYlRiyH7TD1 pzbWeciTG1e0Rmu+c/82x1SM/7n73lX/5N6unakUcHSzUsfECBIhxqQNL4GUHGptj8zu xH+ViFGLvntHv4YvqOoqLVixT0xvirPJwMzmgZ1OTeHpFmykk7j35kWrJjTBVeC//TY0 3rwg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k186si13866016pgc.576.2018.12.03.13.35.11; Mon, 03 Dec 2018 13:35:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726477AbeLCVfK (ORCPT + 32 others); Mon, 3 Dec 2018 16:35:10 -0500 Received: from mail-oi1-f195.google.com ([209.85.167.195]:39814 "EHLO mail-oi1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725952AbeLCVck (ORCPT ); Mon, 3 Dec 2018 16:32:40 -0500 Received: by mail-oi1-f195.google.com with SMTP id i6so12348243oia.6; Mon, 03 Dec 2018 13:32:39 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=7ekJXPkH8vDQKH6Ka6Zw4d6P9Suv20xxzhFNrwmwfqI=; b=WTVDaVYwFUYCSerKC1BdM2l6Mee0ZBzedLJcdi15fOdaCRJbh6K0+l6T5fnctjebYB 8GFuWjUmOfF2p4NwobIYwElHyYqxIMvF7o//rllSfY2rMkolTeQ0d/rl7095X8s89l4f RqGEkzDrC8/EIQKGNIrMLsJ9iVB1AF1e6MGXpIUrz6ZHiH6+iRA0mATGYI8BfewVvLaP HGWFBm/OjgavRZlgtc1+3IMi3c2WDSMWEanpCdkJcJazYTHkQBRSJqSrSQM/MLBNksyo LWXQ9oHOFTV+Ko0ckxRwoBmutBnsojVje7YotBRwXw7zfxsTU6jxCOzlqAWUXxeBfMym kllg== X-Gm-Message-State: AA+aEWZMAo2x0GyUog6G6/x1P1tLM8Ub4FUXmq/y70S+hfS8VshwIEpu VRNceC3jEDXzI6O7CeOGKLumrIY= X-Received: by 2002:aca:c186:: with SMTP id r128mr11602926oif.52.1543872758963; Mon, 03 Dec 2018 13:32:38 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.38 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:38 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Tsahee Zidenberg , Antoine Tenart , Mark Rutland Subject: [PATCH v2 11/34] dt-bindings: arm: Convert Alpine board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:00 -0600 Message-Id: <20181203213223.16986-12-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Alpine SoC bindings to DT schema format using json-schema. Cc: Tsahee Zidenberg Cc: Antoine Tenart Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/al,alpine.txt | 16 -------------- .../devicetree/bindings/arm/al,alpine.yaml | 21 +++++++++++++++++++ 2 files changed, 21 insertions(+), 16 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/al,alpine.txt create mode 100644 Documentation/devicetree/bindings/arm/al,alpine.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/al,alpine.txt b/Documentation/devicetree/bindings/arm/al,alpine.txt deleted file mode 100644 index d00debe2e86f..000000000000 --- a/Documentation/devicetree/bindings/arm/al,alpine.txt +++ /dev/null @@ -1,16 +0,0 @@ -Annapurna Labs Alpine Platform Device Tree Bindings ---------------------------------------------------------------- - -Boards in the Alpine family shall have the following properties: - -* Required root node properties: -compatible: must contain "al,alpine" - -* Example: - -/ { - model = "Annapurna Labs Alpine Dev Board"; - compatible = "al,alpine"; - - ... -} diff --git a/Documentation/devicetree/bindings/arm/al,alpine.yaml b/Documentation/devicetree/bindings/arm/al,alpine.yaml new file mode 100644 index 000000000000..82e2fafdfece --- /dev/null +++ b/Documentation/devicetree/bindings/arm/al,alpine.yaml @@ -0,0 +1,21 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/al,alpine.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Annapurna Labs Alpine Platform Device Tree Bindings + +maintainers: + - Tsahee Zidenberg +description: test + +properties: + compatible: + items: + - const: al,alpine + model: + items: + - const: "Annapurna Labs Alpine Dev Board" + +... From patchwork Mon Dec 3 21:32:02 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152752 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318005ljp; Mon, 3 Dec 2018 13:32:47 -0800 (PST) X-Google-Smtp-Source: AFSGD/VUSBelhlcJNA6CBmiybfDxS8Y+sRd+F9GAME0zTmKJbPad/7RVPwjLa3w5dZGDJVutx6yM X-Received: by 2002:a65:6447:: with SMTP id s7mr14515382pgv.226.1543872767063; Mon, 03 Dec 2018 13:32:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872767; cv=none; d=google.com; s=arc-20160816; b=tzctx7b2ShvXSgNqLN/C06YBSLnxqd/HodBAsI25lrDIc+357wzppgst4yQgeXBwzM TLGCN4Cww5i8NyYRQ2FZ9gV2LlRrl6JeA2cHYkYZlD8ZB07VQeIbHvCdc4V1vR12y4Lt fTGM2dNqxH3gK5i8VRq7u7rKKr0yWkFtos8sRRC3ngVEl896i0aDpZKmpha3aycwhZHh Ge2PPqsKNuyNbadJzTjC1ne0KWo2mk4XtY8FhhUt0bUENm5yyPbtdButoVmDuXwWJXtY fHC6L8po3ZcV6LWEVvr1FIivNtnLgYd34MzpSvgx3CjmceAoRJtEUJt8U2mg2NYQ2+Bk mkuw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=4IIdvslIkKvyI14uCjPFuiKDQb0ro77CNIToQQS9yUU=; b=HkYlwQQmxZ4lsYBsC9YV4LOm8MgJbbG7uK7elJlZaTPo6/7cB3DDNUT8XOzfyB6k4O ABomgpXa7rLK4j4GCapsOXeHbRZIZdgFwCEutedxqsl6uO1esAVHEXrezebJ1dg1fupa Wa2j+QXVtWquGADhX0xL23rlNN5VKT+y9cWK+T4qI65W0zhQv7SvLlipUO4rUNql5IIV Rz5M9cbTfEcttlOW4S8E9Y2aOxjqyRGqCDYM+z6BH7KpVFwEVQDHZQ8IEDu16vIdcaDB sv42dv04zQryPeMTW3BV7lVPWrL5vhGVaYdOtVqACpRyvS0qbNDv/jvSwM8qQvm4j+as 6MUQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bc7si14925106plb.120.2018.12.03.13.32.46; Mon, 03 Dec 2018 13:32:47 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726155AbeLCVco (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:44 -0500 Received: from mail-oi1-f193.google.com ([209.85.167.193]:45000 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726131AbeLCVcm (ORCPT ); Mon, 3 Dec 2018 16:32:42 -0500 Received: by mail-oi1-f193.google.com with SMTP id m6so12331007oig.11; Mon, 03 Dec 2018 13:32:41 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=4IIdvslIkKvyI14uCjPFuiKDQb0ro77CNIToQQS9yUU=; b=U3IFA7Q6qz6ZpgK29vnfBOgVamfdTBZKrZr798txtveRujMEVBvOQHu9Ft3TszixGM 6mlPYxutunUhqtO/MfIfSZB5KziJYSdJbHiroiwHYis1D8g4INjdIVARr61feKAw9tLd 5Sd8xIx7dblS5+SxB7HdoCmODIaS2TpPIdVHzlaPENmOcIplDBsE1nLTWg080aulxozU 7nUnFWVSUWRm78tdVUEym9bsZwUaC6ugeeWPzlr14+Y+I93SPQQ9AngoL/CwqFJ+zsDb muQQts+Jk9kV3sZE8PhheDTLqzUIXL8Xx4iQunM6KOvKRcjmRNiwksX1KoZfKNlusd+h e8sA== X-Gm-Message-State: AA+aEWbPhLcBOwsUAFLbx9Bf773/9FO3jgUZ5LFAsYwf5a+WC98mSzZC /L1PBhcnqC4tTeEeaGTU1Cxd0Z0= X-Received: by 2002:aca:ad53:: with SMTP id w80mr10278765oie.148.1543872761266; Mon, 03 Dec 2018 13:32:41 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:40 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Carlo Caione , Kevin Hilman , linux-amlogic@lists.infradead.org Subject: [PATCH v2 13/34] dt-bindings: arm: amlogic: Move 'amlogic, meson-gx-ao-secure' binding to its own file Date: Mon, 3 Dec 2018 15:32:02 -0600 Message-Id: <20181203213223.16986-14-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org It is best practice to have 1 binding per file, so board level bindings should be separate for various misc SoC bindings. Cc: Mark Rutland Cc: Carlo Caione Cc: Kevin Hilman Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-amlogic@lists.infradead.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/amlogic.txt | 29 ------------------- .../amlogic/amlogic,meson-gx-ao-secure.txt | 28 ++++++++++++++++++ 2 files changed, 28 insertions(+), 29 deletions(-) create mode 100644 Documentation/devicetree/bindings/arm/amlogic/amlogic,meson-gx-ao-secure.txt -- 2.19.1 Acked-by: Kevin Hilman diff --git a/Documentation/devicetree/bindings/arm/amlogic.txt b/Documentation/devicetree/bindings/arm/amlogic.txt index 4498292b833d..f5c8d50a3506 100644 --- a/Documentation/devicetree/bindings/arm/amlogic.txt +++ b/Documentation/devicetree/bindings/arm/amlogic.txt @@ -107,32 +107,3 @@ Board compatible values (alphabetically, grouped by SoC): - "amlogic,s400" (Meson axg a113d) - "amlogic,u200" (Meson g12a s905d2) - -Amlogic Meson Firmware registers Interface ------------------------------------------- - -The Meson SoCs have a register bank with status and data shared with the -secure firmware. - -Required properties: - - compatible: For Meson GX SoCs, must be "amlogic,meson-gx-ao-secure", "syscon" - -Properties should indentify components of this register interface : - -Meson GX SoC Information ------------------------- -A firmware register encodes the SoC type, package and revision information on -the Meson GX SoCs. -If present, the following property should be added : - -Optional properties: - - amlogic,has-chip-id: If present, the interface gives the current SoC version. - -Example -------- - -ao-secure@140 { - compatible = "amlogic,meson-gx-ao-secure", "syscon"; - reg = <0x0 0x140 0x0 0x140>; - amlogic,has-chip-id; -}; diff --git a/Documentation/devicetree/bindings/arm/amlogic/amlogic,meson-gx-ao-secure.txt b/Documentation/devicetree/bindings/arm/amlogic/amlogic,meson-gx-ao-secure.txt new file mode 100644 index 000000000000..c67d9f48fb91 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/amlogic/amlogic,meson-gx-ao-secure.txt @@ -0,0 +1,28 @@ +Amlogic Meson Firmware registers Interface +------------------------------------------ + +The Meson SoCs have a register bank with status and data shared with the +secure firmware. + +Required properties: + - compatible: For Meson GX SoCs, must be "amlogic,meson-gx-ao-secure", "syscon" + +Properties should indentify components of this register interface : + +Meson GX SoC Information +------------------------ +A firmware register encodes the SoC type, package and revision information on +the Meson GX SoCs. +If present, the following property should be added : + +Optional properties: + - amlogic,has-chip-id: If present, the interface gives the current SoC version. + +Example +------- + +ao-secure@140 { + compatible = "amlogic,meson-gx-ao-secure", "syscon"; + reg = <0x0 0x140 0x0 0x140>; + amlogic,has-chip-id; +}; From patchwork Mon Dec 3 21:32:03 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152753 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318028ljp; Mon, 3 Dec 2018 13:32:49 -0800 (PST) X-Google-Smtp-Source: AFSGD/UKFZ+nyW5b7UzLsHnnNZ5t6SpB9k2z0lNg3cfFvlqfwTfUolHiZ1aCVJHxuDlrv3Jby+A1 X-Received: by 2002:a63:d301:: with SMTP id b1mr14743297pgg.61.1543872768859; Mon, 03 Dec 2018 13:32:48 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872768; cv=none; d=google.com; s=arc-20160816; b=ziv7ZKNAU3sDveuoEAy4Ptl3iiHty//kYb+/fKD0dK0slzifUFMWaNsnX88cN7uYle mlpMi55+hh99adTr1M6H8Q6wDbtosvd++rGohjCPcvmbWmkt+9aX14Hnrzocu2DOlY06 RghfW3CcoxaXar1IagR4mkx6oS5t+EEQDuFW9ZKqU+nupMEPn8077MUMsiyB0Y0hMv3V ucNUDGREKVG+gNuX/3x4o3fLPTe970Dv8pCacWB4yRtkBIZ+4RRA2Z//ShynVD+65DkY 2eoB2e18iAgi0r8b7zYbVzhu+zS3OoZFpCQ1bXUUwBlgxnFX+MMD3ay63aKNChZ9knps mESw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=D6BtPJozH3JdqfWo6ExZ4oTAyyYCO1tcHStok0oL6cA=; b=RouzKKY/5rXcaXEfRfS1Ztcj5eQ0l7rGHO1bx2jJ63EUpayVwVOASx31FWxJFoVjYm jqi2jq45px7RPrSPtcyAhTkVv+KNzUAonQu0P0gc9j12IsNj9UKQMMnj1kPHlclxvG7Z rm6LRM0ByMXaTwOuRsW79Qyl3oe4oLBi7u7tgTtWy0pMfDz7KqIe8ZRuSdTsH4bGibvw v3Ty3t8JkPrYczcYvsO+qfjK+RF5CXcJ0li8Jj6s2UGgibpH/oWFB2+sNdwp4b0pu01N TgBpyHx+3wo2XlwRHLhfIgLdSM3cJhfCKzhqZuvxys5Vxbymxr34HrpcVmzf++/dAyff DN6A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x74si16006132pfe.23.2018.12.03.13.32.48; Mon, 03 Dec 2018 13:32:48 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726179AbeLCVcq (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:46 -0500 Received: from mail-ot1-f66.google.com ([209.85.210.66]:37227 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726147AbeLCVcp (ORCPT ); Mon, 3 Dec 2018 16:32:45 -0500 Received: by mail-ot1-f66.google.com with SMTP id 40so13122894oth.4; Mon, 03 Dec 2018 13:32:43 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=D6BtPJozH3JdqfWo6ExZ4oTAyyYCO1tcHStok0oL6cA=; b=s/KNd7ltMGLx22mHqUwsVrOawAKwn4CXytUPYMLeylyMwSftgATtP1rDskPYeA+MZz 4qvZU3YWlPsIeTTlR9m4rHGBzk9rGuITqHs/lMdSORj/pmKSGrXegMxixQ7d02iUpzmq Gty6lf7BFu+bdhD/+I6P/OcKCT3qEPdl2ermY58PsVu5JZ0YfM+OyEpJxJY7ywBg9ebv m3P95dtZ2Py1/snWOPE/uFDx/L6pcRFFnW1wG3h9DvdNUSdc7LHptlFEnb4bzvnyod/C gcaLK2rVQ9+H6ilZLiiDpkN1fmWxEeZ127sEFokOnSd9oAQ9LG+IgQjyMxxwCkEiFxNB oE1Q== X-Gm-Message-State: AA+aEWY+33cA3UG3D0hSR/VnDxFgXANWIpTmgixqNznGyX6BQhYxr//t c13YsV5LReHu/hXhmABrpBwEpKU= X-Received: by 2002:a9d:12e3:: with SMTP id g90mr11898303otg.223.1543872762460; Mon, 03 Dec 2018 13:32:42 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.41 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:41 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Carlo Caione , Kevin Hilman , Mark Rutland Subject: [PATCH v2 14/34] dt-bindings: arm: Convert Amlogic board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:03 -0600 Message-Id: <20181203213223.16986-15-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Amlogic SoC bindings to DT schema format using json-schema. Cc: Carlo Caione Cc: Kevin Hilman Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/amlogic.txt | 109 ------------------ .../devicetree/bindings/arm/amlogic.yaml | 109 ++++++++++++++++++ 2 files changed, 109 insertions(+), 109 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/amlogic.txt create mode 100644 Documentation/devicetree/bindings/arm/amlogic.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/amlogic.txt b/Documentation/devicetree/bindings/arm/amlogic.txt deleted file mode 100644 index f5c8d50a3506..000000000000 --- a/Documentation/devicetree/bindings/arm/amlogic.txt +++ /dev/null @@ -1,109 +0,0 @@ -Amlogic MesonX device tree bindings -------------------------------------------- - -Work in progress statement: - -Device tree files and bindings applying to Amlogic SoCs and boards are -considered "unstable". Any Amlogic device tree binding may change at -any time. Be sure to use a device tree binary and a kernel image -generated from the same source tree. - -Please refer to Documentation/devicetree/bindings/ABI.txt for a definition of a -stable binding/ABI. - ---------------------------------------------------------------- - -Boards with the Amlogic Meson6 SoC shall have the following properties: - Required root node property: - compatible: "amlogic,meson6" - -Boards with the Amlogic Meson8 SoC shall have the following properties: - Required root node property: - compatible: "amlogic,meson8"; - -Boards with the Amlogic Meson8b SoC shall have the following properties: - Required root node property: - compatible: "amlogic,meson8b"; - -Boards with the Amlogic Meson8m2 SoC shall have the following properties: - Required root node property: - compatible: "amlogic,meson8m2"; - -Boards with the Amlogic Meson GXBaby SoC shall have the following properties: - Required root node property: - compatible: "amlogic,meson-gxbb"; - -Boards with the Amlogic Meson GXL S905X SoC shall have the following properties: - Required root node property: - compatible: "amlogic,s905x", "amlogic,meson-gxl"; - -Boards with the Amlogic Meson GXL S905D SoC shall have the following properties: - Required root node property: - compatible: "amlogic,s905d", "amlogic,meson-gxl"; - -Boards with the Amlogic Meson GXL S805X SoC shall have the following properties: - Required root node property: - compatible: "amlogic,s805x", "amlogic,meson-gxl"; - -Boards with the Amlogic Meson GXL S905W SoC shall have the following properties: - Required root node property: - compatible: "amlogic,s905w", "amlogic,meson-gxl"; - -Boards with the Amlogic Meson GXM S912 SoC shall have the following properties: - Required root node property: - compatible: "amlogic,s912", "amlogic,meson-gxm"; - -Boards with the Amlogic Meson AXG A113D SoC shall have the following properties: - Required root node property: - compatible: "amlogic,a113d", "amlogic,meson-axg"; - -Boards with the Amlogic Meson G12A S905D2 SoC shall have the following properties: - Required root node property: - compatible: "amlogic,g12a"; - -Board compatible values (alphabetically, grouped by SoC): - - - "geniatech,atv1200" (Meson6) - - - "minix,neo-x8" (Meson8) - - - "endless,ec100" (Meson8b) - - "hardkernel,odroid-c1" (Meson8b) - - "tronfy,mxq" (Meson8b) - - - "tronsmart,mxiii-plus" (Meson8m2) - - - "amlogic,p200" (Meson gxbb) - - "amlogic,p201" (Meson gxbb) - - "friendlyarm,nanopi-k2" (Meson gxbb) - - "hardkernel,odroid-c2" (Meson gxbb) - - "nexbox,a95x" (Meson gxbb or Meson gxl s905x) - - "tronsmart,vega-s95-pro", "tronsmart,vega-s95" (Meson gxbb) - - "tronsmart,vega-s95-meta", "tronsmart,vega-s95" (Meson gxbb) - - "tronsmart,vega-s95-telos", "tronsmart,vega-s95" (Meson gxbb) - - "wetek,hub" (Meson gxbb) - - "wetek,play2" (Meson gxbb) - - - "amlogic,p212" (Meson gxl s905x) - - "hwacom,amazetv" (Meson gxl s905x) - - "khadas,vim" (Meson gxl s905x) - - "libretech,cc" (Meson gxl s905x) - - - "amlogic,p230" (Meson gxl s905d) - - "amlogic,p231" (Meson gxl s905d) - - - "amlogic,p241" (Meson gxl s805x) - - - "amlogic,p281" (Meson gxl s905w) - - "oranth,tx3-mini" (Meson gxl s905w) - - - "amlogic,q200" (Meson gxm s912) - - "amlogic,q201" (Meson gxm s912) - - "khadas,vim2" (Meson gxm s912) - - "kingnovel,r-box-pro" (Meson gxm S912) - - "nexbox,a1" (Meson gxm s912) - - "tronsmart,vega-s96" (Meson gxm s912) - - - "amlogic,s400" (Meson axg a113d) - - - "amlogic,u200" (Meson g12a s905d2) diff --git a/Documentation/devicetree/bindings/arm/amlogic.yaml b/Documentation/devicetree/bindings/arm/amlogic.yaml new file mode 100644 index 000000000000..8b4b11194658 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/amlogic.yaml @@ -0,0 +1,109 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/amlogic.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Amlogic MesonX device tree bindings + +maintainers: + - Neil Armstrong + - Carlo Caione +description: |+ + Work in progress statement: + + Device tree files and bindings applying to Amlogic SoCs and boards are + considered "unstable". Any Amlogic device tree binding may change at + any time. Be sure to use a device tree binary and a kernel image + generated from the same source tree. + + Please refer to Documentation/devicetree/bindings/ABI.txt for a definition of a + stable binding/ABI. + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - geniatech,atv1200 + - const: amlogic,meson6 + - items: + - enum: + - minix,neo-x8 + - const: amlogic,meson8 + - items: + - enum: + - tronsmart,mxiii-plus + - const: amlogic,meson8m2 + - items: + - enum: + - endless,ec100 + - hardkernel,odroid-c1 + - tronfy,mxq + - const: amlogic,meson8b + - items: + - enum: + - amlogic,p200 + - amlogic,p201 + - friendlyarm,nanopi-k2 + - hardkernel,odroid-c2 + - nexbox,a95x + - wetek,hub + - wetek,play2 + - const: amlogic,meson-gxbb + - items: + - enum: + - tronsmart,vega-s95-pro + - tronsmart,vega-s95-meta + - tronsmart,vega-s95-telos + - const: tronsmart,vega-s95 + - const: amlogic,meson-gxbb + - items: + - enum: + - amlogic,p241 + - const: amlogic,s805x + - const: amlogic,meson-gxl + - items: + - enum: + - amlogic,p281 + - oranth,tx3-mini + - const: amlogic,s905w + - const: amlogic,meson-gxl + - items: + - enum: + - amlogic,p212 + - hwacom,amazetv + - khadas,vim + - libretech,cc + - nexbox,a95x + - const: amlogic,s905x + - const: amlogic,meson-gxl + - items: + - enum: + - amlogic,p230 + - amlogic,p231 + - const: amlogic,s905d + - const: amlogic,meson-gxl + - items: + - enum: + - amlogic,q200 + - amlogic,q201 + - khadas,vim2 + - kingnovel,r-box-pro + - nexbox,a1 + - tronsmart,vega-s96 + - const: amlogic,s912 + - const: amlogic,meson-gxm + - items: + - enum: + - amlogic,s400 + - const: amlogic,a113d + - const: amlogic,meson-axg + - items: + - enum: + - amlogic,u200 + - const: amlogic,g12a + +... From patchwork Mon Dec 3 21:32:04 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152773 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7319983ljp; Mon, 3 Dec 2018 13:34:55 -0800 (PST) X-Google-Smtp-Source: AFSGD/XxueoLQ1ka5Qm5lm+EVXVJ+tOjPhMGBRzw5A8WuTDJeX7NFyXks6l05gE+RZ7qdVsKeE9k X-Received: by 2002:a63:da14:: with SMTP id c20mr13937030pgh.233.1543872895363; Mon, 03 Dec 2018 13:34:55 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872895; cv=none; d=google.com; s=arc-20160816; b=Yxss1SrMlWirdg6E7w+hDII0xwQhS/HDRiTmf+vxAB4EXkoPXatGZJExyL2nJq9UOp g1j9uqE26HeS6nzcdWpwfVIQ/FSDYdUfCkeKF3IVOh1nQIWQHBltuTqS8H9BKKrK2zmz 7dy/lA+cKtwcczHMVi0BzWgG7WQDFEqwlGfptwE14Tw3IvgeZL4y7BTaYV38ZpCtHtzT QuNPOBAU/jb44ChIGarad/dE6uDp8ssr798Ex9g9o9mLdvHxf2Xh4bbVZY4TFZZyB/tN RBredUXEiDiIO8SjYoRdhx+TKepHoAad89XPvNevOxemZF0wGJ+4b3yST9Mw4aUnUZCu 91Hg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=+0uYgcD111shZCxPVWjIXktAHYqgAFqUOZcPK2YVI38=; b=nLZBpy74+st4SGedeKy8j7RQXjNujvIlG7ug4rlu7Pu/TtLsM/KygE6BC13DdBZYzH trTY3CpjtzhJhZbWa29xo3US41OLeCSGvMWwuuw6ZXwxvvSGxfO6gStiet5u0JWF2+XD CxguTRBXxe1cB2iCHb+DhBK+vEH9uEBu9IC4oV+KW6FT3t/PSG559ExcSa7ynaFVdixC UHs8j7fgM0PXZYIviWLfWU2xhguRkaCWIJ8Oid5oPZn3jGbAtI3H/pjBVNzrNKFUmfvd L9CVoQDho3LqsFBXai6Ns7uycyzb2o89jvNUq0tdZCo3sJRHMY4FJ9MJOphfwFUTvRF8 xArg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id p3si14404395plk.424.2018.12.03.13.34.55; Mon, 03 Dec 2018 13:34:55 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726468AbeLCVex (ORCPT + 32 others); Mon, 3 Dec 2018 16:34:53 -0500 Received: from mail-ot1-f66.google.com ([209.85.210.66]:45542 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726131AbeLCVcp (ORCPT ); Mon, 3 Dec 2018 16:32:45 -0500 Received: by mail-ot1-f66.google.com with SMTP id 32so13090952ota.12; Mon, 03 Dec 2018 13:32:44 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=+0uYgcD111shZCxPVWjIXktAHYqgAFqUOZcPK2YVI38=; b=MFwx/js/aNTj1s15rCxf8wyOnyi6KyO3wySXlB2+0gKM+ePywhHjQjr8X89+5g7R/p lh5Ojw2meLZFZVsyCwZ9dGu6tSOfcT1rUZEs9wC7t8FDu+U9ZN50uQSl1Wul4duT1Co3 CQYQFXqFjMwc/Bog/dcGQtPBBVwxTfFLAZEyNLwBFdAtDoipFo/4gn1pw5ccf7AGxAn3 0TRLKihaPWnSU3fJLHkafgvv01HF1ZJtYrQGH2FttX0mzMlOAX2+OXeW/lJN3ngn/tTq phF2Xk6Pv10Za0MfB33YAD9iKUZq2zM1p7MO3GMGtTnKXSa7+GgBjaybi11OwSP9240v l0Ww== X-Gm-Message-State: AA+aEWavVXg/kV9NRhwzfUISkKBqtGGqJtx4SO6q+vvXWTehxKqor+/t 9i6XJXeZ4Wiwk1dJjMNERnQxDVA= X-Received: by 2002:a9d:bee:: with SMTP id 101mr11690699oth.120.1543872763948; Mon, 03 Dec 2018 13:32:43 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.42 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:43 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Nicolas Ferre , Alexandre Belloni Subject: [PATCH v2 15/34] dt-bindings: arm: Convert Atmel board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:04 -0600 Message-Id: <20181203213223.16986-16-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Atmel SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Nicolas Ferre Cc: Alexandre Belloni Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/atmel-at91.txt | 72 ---------- .../devicetree/bindings/arm/atmel-at91.yaml | 133 ++++++++++++++++++ 2 files changed, 133 insertions(+), 72 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/atmel-at91.txt create mode 100644 Documentation/devicetree/bindings/arm/atmel-at91.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.txt b/Documentation/devicetree/bindings/arm/atmel-at91.txt deleted file mode 100644 index 4bf1b4da7659..000000000000 --- a/Documentation/devicetree/bindings/arm/atmel-at91.txt +++ /dev/null @@ -1,72 +0,0 @@ -Atmel AT91 device tree bindings. -================================ - -Boards with a SoC of the Atmel AT91 or SMART family shall have the following -properties: - -Required root node properties: -compatible: must be one of: - * "atmel,at91rm9200" - - * "atmel,at91sam9" for SoCs using an ARM926EJ-S core, shall be extended with - the specific SoC family or compatible: - o "atmel,at91sam9260" - o "atmel,at91sam9261" - o "atmel,at91sam9263" - o "atmel,at91sam9x5" for the 5 series, shall be extended with the specific - SoC compatible: - - "atmel,at91sam9g15" - - "atmel,at91sam9g25" - - "atmel,at91sam9g35" - - "atmel,at91sam9x25" - - "atmel,at91sam9x35" - o "atmel,at91sam9g20" - o "atmel,at91sam9g45" - o "atmel,at91sam9n12" - o "atmel,at91sam9rl" - o "atmel,at91sam9xe" - * "atmel,sama5" for SoCs using a Cortex-A5, shall be extended with the specific - SoC family: - o "atmel,sama5d2" shall be extended with the specific SoC compatible: - - "atmel,sama5d27" - o "atmel,sama5d3" shall be extended with the specific SoC compatible: - - "atmel,sama5d31" - - "atmel,sama5d33" - - "atmel,sama5d34" - - "atmel,sama5d35" - - "atmel,sama5d36" - o "atmel,sama5d4" shall be extended with the specific SoC compatible: - - "atmel,sama5d41" - - "atmel,sama5d42" - - "atmel,sama5d43" - - "atmel,sama5d44" - - * "atmel,samv7" for MCUs using a Cortex-M7, shall be extended with the specific - SoC family: - o "atmel,sams70" shall be extended with the specific MCU compatible: - - "atmel,sams70j19" - - "atmel,sams70j20" - - "atmel,sams70j21" - - "atmel,sams70n19" - - "atmel,sams70n20" - - "atmel,sams70n21" - - "atmel,sams70q19" - - "atmel,sams70q20" - - "atmel,sams70q21" - o "atmel,samv70" shall be extended with the specific MCU compatible: - - "atmel,samv70j19" - - "atmel,samv70j20" - - "atmel,samv70n19" - - "atmel,samv70n20" - - "atmel,samv70q19" - - "atmel,samv70q20" - o "atmel,samv71" shall be extended with the specific MCU compatible: - - "atmel,samv71j19" - - "atmel,samv71j20" - - "atmel,samv71j21" - - "atmel,samv71n19" - - "atmel,samv71n20" - - "atmel,samv71n21" - - "atmel,samv71q19" - - "atmel,samv71q20" - - "atmel,samv71q21" diff --git a/Documentation/devicetree/bindings/arm/atmel-at91.yaml b/Documentation/devicetree/bindings/arm/atmel-at91.yaml new file mode 100644 index 000000000000..19431f58b906 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/atmel-at91.yaml @@ -0,0 +1,133 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/atmel-at91.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Atmel AT91 device tree bindings. + +maintainers: + - Alexandre Belloni + - Ludovic Desroches + +description: | + Boards with a SoC of the Atmel AT91 or SMART family shall have the following + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - const: atmel,at91rm9200 + - items: + - enum: + - olimex,sam9-l9260 + - enum: + - atmel,at91sam9260 + - atmel,at91sam9261 + - atmel,at91sam9263 + - atmel,at91sam9g20 + - atmel,at91sam9g45 + - atmel,at91sam9n12 + - atmel,at91sam9rl + - atmel,at91sam9xe + - const: atmel,at91sam9 + + - items: + - enum: + - atmel,at91sam9g15 + - atmel,at91sam9g25 + - atmel,at91sam9g35 + - atmel,at91sam9x25 + - atmel,at91sam9x35 + - const: atmel,at91sam9x5 + - const: atmel,at91sam9 + + - items: + - const: atmel,sama5d27 + - const: atmel,sama5d2 + - const: atmel,sama5 + + - description: Nattis v2 board with Natte v2 power board + items: + - const: axentia,nattis-2 + - const: axentia,natte-2 + - const: axentia,linea + - const: atmel,sama5d31 + - const: atmel,sama5d3 + - const: atmel,sama5 + + - description: TSE-850 v3 board + items: + - const: axentia,tse850v3 + - const: axentia,linea + - const: atmel,sama5d31 + - const: atmel,sama5d3 + - const: atmel,sama5 + + - items: + - const: axentia,linea + - const: atmel,sama5d31 + - const: atmel,sama5d3 + - const: atmel,sama5 + + - items: + - enum: + - atmel,sama5d31 + - atmel,sama5d33 + - atmel,sama5d34 + - atmel,sama5d35 + - atmel,sama5d36 + - const: atmel,sama5d3 + - const: atmel,sama5 + + - items: + - enum: + - atmel,sama5d41 + - atmel,sama5d42 + - atmel,sama5d43 + - atmel,sama5d44 + - const: atmel,sama5d4 + - const: atmel,sama5 + + - items: + - enum: + - atmel,sams70j19 + - atmel,sams70j20 + - atmel,sams70j21 + - atmel,sams70n19 + - atmel,sams70n20 + - atmel,sams70n21 + - atmel,sams70q19 + - atmel,sams70q20 + - atmel,sams70q21 + - const: atmel,sams70 + - const: atmel,samv7 + + - items: + - enum: + - atmel,samv70j19 + - atmel,samv70j20 + - atmel,samv70n19 + - atmel,samv70n20 + - atmel,samv70q19 + - atmel,samv70q20 + - const: atmel,samv70 + - const: atmel,samv7 + + - items: + - enum: + - atmel,samv71j19 + - atmel,samv71j20 + - atmel,samv71j21 + - atmel,samv71n19 + - atmel,samv71n20 + - atmel,samv71n21 + - atmel,samv71q19 + - atmel,samv71q20 + - atmel,samv71q21 + - const: atmel,samv71 + - const: atmel,samv7 + +... From patchwork Mon Dec 3 21:32:05 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152771 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7319801ljp; Mon, 3 Dec 2018 13:34:43 -0800 (PST) X-Google-Smtp-Source: AFSGD/UlRNnJXpHtl2xQrvRg/SkYHLeo5mJe71a2aHGKWYsXcHNM4i9YvW4YX00HuPm53GxB0rQC X-Received: by 2002:a62:ab0d:: with SMTP id p13mr17457586pff.211.1543872883026; Mon, 03 Dec 2018 13:34:43 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872883; cv=none; d=google.com; s=arc-20160816; b=Hp+5IrFlnbFdJaVpRGRDAiK/Ffu0LK9oicoSzduaJAwoZNnT5F3JxWgBEI2w+Tf6UM FCnOF85Oy1AAQ+0QpazUQ2hgW3ii1FlmCqztQTjCZM8kQ1UOykEc3VSRPy5ZYVfw8pUn KDiIUHXNvOiKOympQ+ZzMcdoxT0JFZMmfWgs4DjdE3PMtNkOlmpwqypco6nm8nEFn3KJ yglcBO/7/IC5g1PSm1QTzz9/7UYlPCy1zNoHzRs/wVn+VjykLNv94DOJLWs1z8ghCbE7 fcxi9NUYcRHW+plMj3Ypr4AhbYjSAnnHwJJX1SJQr20bH65jTYSp7MgTZqT6ZZTGXZ9Y RMXQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=TWELqPwXjCqkhQiWQTIVxmpoPf+1qSnx8/GOPVWjztw=; b=OvJB6a2ux5ZM/bURzl1XHgGddfaaFASloOjEw66ccEeKFhU5YNfqie85ZWXYgZ2Pwe zlWAfR7E/6PLpQUyDPlY7UDAcNuFhRlEP2cYEKde/FeYkxDqxqH0aCEUP6cbHeB3txsM uXL2HLLoHmJFl9DSoR7tnduV4NFgKHaIjiXk+7m+nL1Wh6eFvG9t/CsS0Ul1HIEZk5y0 4FZ3OFYUfdSExG7XxQTaEmPDyLfNBP8CrozJEDarYJhtJ+XRCNfGBys2eFu+wsIpGr90 Ildln9BcV5NI6GRojhW+TeP9BD+mEPnibE+2W7Vk2GyF0xFrVq6OEcnVUok5vm0Q573j TIPQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v6si15754505pfb.178.2018.12.03.13.34.42; Mon, 03 Dec 2018 13:34:43 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726202AbeLCVct (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:49 -0500 Received: from mail-oi1-f194.google.com ([209.85.167.194]:37571 "EHLO mail-oi1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726180AbeLCVcq (ORCPT ); Mon, 3 Dec 2018 16:32:46 -0500 Received: by mail-oi1-f194.google.com with SMTP id y23so12373326oia.4; Mon, 03 Dec 2018 13:32:45 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=TWELqPwXjCqkhQiWQTIVxmpoPf+1qSnx8/GOPVWjztw=; b=TtzjmSo2A5cjNon1r0g+lmBFv7fAYKmyX3I9e4iPT7KEUMwWtqQ6z4VhNXKHbUbTyx X2HSaJfxriqbdlwf3aV4nr2wPVhyEUrErXWio2HDkwUK67RHiYDkPUivjlkXPblLCLbK ICqGY+ah+uJWUKayhPPPuRIkwxL0Diu83BsD4tj2OO1b8mFLivDwzvnRRzWePCxK9eQM /i8FeGQ9tONpkUZkQMVh1ySJYcxeiLMnb0eTV+wHdyvK9xoj7B0+5AmDh0s3LtA/LBFs QrIkz/Z0yaz9uhc6EVAY063q/vdRFrw+A6rjHCpfyOFG25FG0zv5qeqbP9H4C4HiGTyl l8dQ== X-Gm-Message-State: AA+aEWZou+Er9oCYmGwR9k+u2kphpncXqZFuMESdxhEqTB/J0ohWOwTl 2qQCo96XJD6opHdwEn+/1ap+qhs= X-Received: by 2002:a05:6808:287:: with SMTP id z7mr8197663oic.233.1543872765086; Mon, 03 Dec 2018 13:32:45 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.43 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:44 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland Subject: [PATCH v2 16/34] dt-bindings: arm: Convert Calxeda board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:05 -0600 Message-Id: <20181203213223.16986-17-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Calxeda SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/calxeda.txt | 15 ------------- .../devicetree/bindings/arm/calxeda.yaml | 22 +++++++++++++++++++ 2 files changed, 22 insertions(+), 15 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/calxeda.txt create mode 100644 Documentation/devicetree/bindings/arm/calxeda.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/calxeda.txt b/Documentation/devicetree/bindings/arm/calxeda.txt deleted file mode 100644 index 25fcf96795ca..000000000000 --- a/Documentation/devicetree/bindings/arm/calxeda.txt +++ /dev/null @@ -1,15 +0,0 @@ -Calxeda Platforms Device Tree Bindings ------------------------------------------------ - -Boards with Calxeda Cortex-A9 based ECX-1000 (Highbank) SOC shall have the -following properties. - -Required root node properties: - - compatible = "calxeda,highbank"; - - -Boards with Calxeda Cortex-A15 based ECX-2000 SOC shall have the following -properties. - -Required root node properties: - - compatible = "calxeda,ecx-2000"; diff --git a/Documentation/devicetree/bindings/arm/calxeda.yaml b/Documentation/devicetree/bindings/arm/calxeda.yaml new file mode 100644 index 000000000000..aa5571d23c39 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/calxeda.yaml @@ -0,0 +1,22 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/calxeda.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Calxeda Platforms Device Tree Bindings + +maintainers: + - Rob Herring +description: |+ + Bindings for boards with Calxeda Cortex-A9 based ECX-1000 (Highbank) SOC + or Cortex-A15 based ECX-2000 SOCs + +properties: + $nodename: + const: '/' + compatible: + items: + - enum: + - calxeda,highbank + - calxeda,ecx-2000 From patchwork Mon Dec 3 21:32:06 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152772 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7319855ljp; Mon, 3 Dec 2018 13:34:45 -0800 (PST) X-Google-Smtp-Source: AFSGD/Vdord6Vcxllc26rhAdmKYp99K+gBsUgqFxqzb9si9C4zOh+pyyYHTBpfUCH0bCmkYV8O11 X-Received: by 2002:a62:3a04:: with SMTP id h4mr17314562pfa.119.1543872885531; Mon, 03 Dec 2018 13:34:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872885; cv=none; d=google.com; s=arc-20160816; b=z6CCIUmmoQtc7rQn+0xZVAMmlhkJ3JO6fP8+e2qNteeG6MUTUHQ2ZkPgKSPFDdfQK5 BG1xwucYYMylUTtpwSVTYLl1SE8+J2a040l4s19O8jCqVD34jMdzYmdXpyBzANXcly0L hUeCeX2l4Im3frfT/y9lPJnRd7aVL5ZGkVKgi0zCkwKCvvhYr5VyQ758uWn/uSCbf2W8 QMpb7VayzF/1GpkjqKk2wG8NtCLHFpP0CqGhi7HiPVLe7uEg+BsCpqjYELny9CRCNQeN lEe4zBD1jeI7HTrh1AyggdXmgqEFzUeo4NrvkOoGrqfyJpnfPbCiYxZfTyj+LsztsHEd YACg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=tYVF1/N3KzDGFvlUREOlAA6rOeGKGj1HKQArIj1wxGM=; b=mp/FA6N4Z3t5deN645qXqr2/Q8lmgPS0+klIPBKqHnNfcF6MELQ334WZ3NqaOnhQF/ i8ss36V0uw6YBvms7u7mshS/jYBQUfO/QrXZ4krLiuCw1hdJagIKMJYbhszldCzVOuNn UgMh5wawqhzAhJCpzt6MfxyjN0A59DX3hIWM8xvUUPIR7cpkW+XgWT4KtGT3nE6KdxBX CVxbELrFSBZamijttE5VxpUTJEcaXeRFhQSYD6cFbAjq17WR1nDZ4BMJdWlQPDrdiHh1 kywuIx49pB+z4wPWQM5gDruyS2mZpmsR159TLKoepwOcYxaMY7GTwokAx9WjKpsW/ncf rhaw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v6si15754505pfb.178.2018.12.03.13.34.45; Mon, 03 Dec 2018 13:34:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726318AbeLCVeo (ORCPT + 32 others); Mon, 3 Dec 2018 16:34:44 -0500 Received: from mail-ot1-f66.google.com ([209.85.210.66]:43117 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726147AbeLCVcr (ORCPT ); Mon, 3 Dec 2018 16:32:47 -0500 Received: by mail-ot1-f66.google.com with SMTP id a11so13091339otr.10; Mon, 03 Dec 2018 13:32:47 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=tYVF1/N3KzDGFvlUREOlAA6rOeGKGj1HKQArIj1wxGM=; b=t1CNXRjI1eHV2Ro8q3IM/C2aLbMNISSmjwL0OfYLkeEUchFB61q3LIE4s8cS2XQ+5/ qpkX2oY171JLNCTyVZprrZgp8sWO0SNbhUU52kRfdJtm31fq1UnaRd64+OFYpZTY3jLC 4xUU42P5WF9UA4AwmsD2CHm5zkJhXzHTvtWbanWQniLAp8y8rjpK4mdjoSNWJuUbZPll /LQ/DUrfvmULd7siZ09qHyqtWSt3iWY0y732C19aKiJDfo5R+SjvsaWh/oj8nhTa7SH1 R02F8zFh+dXPxZXJ5aQ+MUovJwSZF5mze249+mDVkfdx/MsXlsU1o9nh5L19MMyjqhn4 FIpQ== X-Gm-Message-State: AA+aEWY6IEQO5DIzcB4JIvi4n39Ghq7OFtobHHskU2E+sbA+gbXGU8P1 SUZV07+Tla/7s2dJEsHy9aOAVxs= X-Received: by 2002:a9d:348:: with SMTP id 66mr10568044otv.300.1543872766523; Mon, 03 Dec 2018 13:32:46 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:45 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Sekhar Nori , Kevin Hilman , Mark Rutland Subject: [PATCH v2 17/34] dt-bindings: arm: Convert TI davinci board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:06 -0600 Message-Id: <20181203213223.16986-18-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert TI Davinci SoC bindings to DT schema format using json-schema. Cc: Sekhar Nori Cc: Kevin Hilman Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/davinci.txt | 25 ------------------ .../bindings/arm/ti/ti,davinci.yaml | 26 +++++++++++++++++++ 2 files changed, 26 insertions(+), 25 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/davinci.txt create mode 100644 Documentation/devicetree/bindings/arm/ti/ti,davinci.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/davinci.txt b/Documentation/devicetree/bindings/arm/davinci.txt deleted file mode 100644 index 715622c36260..000000000000 --- a/Documentation/devicetree/bindings/arm/davinci.txt +++ /dev/null @@ -1,25 +0,0 @@ -Texas Instruments DaVinci Platforms Device Tree Bindings --------------------------------------------------------- - -DA850/OMAP-L138/AM18x Evaluation Module (EVM) board -Required root node properties: - - compatible = "ti,da850-evm", "ti,da850"; - -DA850/OMAP-L138/AM18x L138/C6748 Development Kit (LCDK) board -Required root node properties: - - compatible = "ti,da850-lcdk", "ti,da850"; - -EnBW AM1808 based CMC board -Required root node properties: - - compatible = "enbw,cmc", "ti,da850; - -LEGO MINDSTORMS EV3 (AM1808 based) -Required root node properties: - - compatible = "lego,ev3", "ti,da850"; - -Generic DaVinci Boards ----------------------- - -DA850/OMAP-L138/AM18x generic board -Required root node properties: - - compatible = "ti,da850"; diff --git a/Documentation/devicetree/bindings/arm/ti/ti,davinci.yaml b/Documentation/devicetree/bindings/arm/ti/ti,davinci.yaml new file mode 100644 index 000000000000..4326d2cfa15d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/ti/ti,davinci.yaml @@ -0,0 +1,26 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/ti/davinci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Texas Instruments DaVinci Platforms Device Tree Bindings + +maintainers: + - Sekhar Nori + +description: + DA850/OMAP-L138/AM18x based boards + +properties: + $nodename: + const: '/' + compatible: + items: + - enum: + - ti,da850-evm # DA850/OMAP-L138/AM18x Evaluation Module (EVM) board + - ti,da850-lcdk # DA850/OMAP-L138/AM18x L138/C6748 Development Kit (LCDK) board + - enbw,cmc # EnBW AM1808 based CMC board + - lego,ev3 # LEGO MINDSTORMS EV3 (AM1808 based) + - const: ti,da850 +... From patchwork Mon Dec 3 21:32:07 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152754 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318105ljp; Mon, 3 Dec 2018 13:32:53 -0800 (PST) X-Google-Smtp-Source: AFSGD/UJz0CD7baCEOYiL3g9gID3krIGamX8mFxvxUyVodjg6GOyOxAe/KT8+yyyetBH+kBllazG X-Received: by 2002:a63:d157:: with SMTP id c23mr14499576pgj.170.1543872773248; Mon, 03 Dec 2018 13:32:53 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872773; cv=none; d=google.com; s=arc-20160816; b=o8tCa3QXkFFFx/25SaHWp1Mt/JAJPjIas9FpU6uGq+zsZxEPjkAWVqOSjO7zPaEbmk 5wrZQ1JZhjZqBx6uRtDuQMZDEmcHaoiye0nxV7ZgkUWAziqmQvx7cW+hkF1mYLe7OnqL C7OCzor5MOKI/2xr7IirCJXzQImRDGzoQBqAEIIuuqFRGasRuvgB04IuBkHKxDBtO4sB iHqsuOSvRWjylbHoMlbHnA61NsCMdQp7PKM/tN9rWFq/o6lmCPqZuYXZFLfFfB/asy8D d+ybt/vie1e4fsjri2ox7gDCkYaHzTZvqqg077ImyWoqHtGr5mAKmoRuy3miMDwM/XL2 8rHg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=sPnbRFVIiMYQKirIzLX8zgOj667G6dJY549fDeFqh/4=; b=nRnGqZstgs856yDr0T/RNC692NHE/+AdHCyuIz0iuEjBPTIblZfVf/wAqKhjMjaYIT pMskDJ80S+Ew/yuyEiHwk6xRYcCsZPORA4YYHfdr6wzAbNMoBw2apbWW+Dz1nY3+N4GN hjPAYU3+Or/xtEc8hmSYE96i2KdEufi+pX1HxI3gLMjloXG3MF3oBzAj4coau8AaEA/O 9Vw2L2V/JpA3y6bGO6iSx9cRFCNRgIMJVLHTzicbzthv2luejHZXpmw3RrS6Ie5rRVZh B3T6Qv3tsZCWp0NiJkKuGnx8Xqh7NzBE7iL4lqazvIpxOe+z/e24iofw5E8oChbbpVdG TqhQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x74si16006132pfe.23.2018.12.03.13.32.52; Mon, 03 Dec 2018 13:32:53 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726220AbeLCVcu (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:50 -0500 Received: from mail-oi1-f194.google.com ([209.85.167.194]:33626 "EHLO mail-oi1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726197AbeLCVct (ORCPT ); Mon, 3 Dec 2018 16:32:49 -0500 Received: by mail-oi1-f194.google.com with SMTP id c206so12387049oib.0; Mon, 03 Dec 2018 13:32:48 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=sPnbRFVIiMYQKirIzLX8zgOj667G6dJY549fDeFqh/4=; b=k40OZ4URa10qzAEOv3OFaqY8bfQ9MJYKQ0jgwC/oX4eoSbJYxovIvR1aI5GxrUQ/xh hwB1BfZzetSndc3gdQBHI6IvesYbnqGpf0MqNiCLpkYNH8TBFIv6ITPuPX39xCCCsWQS FHMpmFmliwpi7Xz5n8vIW7PH6cmsNiPq9l4nZRoc/5st8AW1+sXWVXpGyHjuK2lLpnlV gL/emWBmvsNCW/g+GZNqbQ2bdtTZFfOdktiSSzLPVWlbORw+/yhoUua5MGIhQryIJH0S VGFWO76I3NQhXH9RGKOAXKchALKTPpEsuOTC8P2uNGswvaC0+ZMPnW4Mk1budiL8+ng4 6j2Q== X-Gm-Message-State: AA+aEWYRxXvBNzwjUjD/4Z7EfqgRjgDsGAT3yNz/qjMt3qUkqlIRCIjM Liy1WK5VPuGmO5+D/rbVejmMLn0= X-Received: by 2002:aca:4e11:: with SMTP id c17mr10540583oib.254.1543872767801; Mon, 03 Dec 2018 13:32:47 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:47 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Shawn Guo , Mark Rutland Subject: [PATCH v2 18/34] dt-bindings: arm: Convert FSL board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:07 -0600 Message-Id: <20181203213223.16986-19-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Freescale SoC bindings to DT schema format using json-schema. Cc: Shawn Guo Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/armadeus.txt | 6 - Documentation/devicetree/bindings/arm/bhf.txt | 6 - .../bindings/arm/compulab-boards.txt | 25 -- Documentation/devicetree/bindings/arm/fsl.txt | 229 ------------------ .../devicetree/bindings/arm/fsl.yaml | 214 ++++++++++++++++ .../devicetree/bindings/arm/i2se.txt | 22 -- .../devicetree/bindings/arm/olimex.txt | 10 - .../devicetree/bindings/arm/technologic.txt | 23 -- 8 files changed, 214 insertions(+), 321 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/armadeus.txt delete mode 100644 Documentation/devicetree/bindings/arm/bhf.txt delete mode 100644 Documentation/devicetree/bindings/arm/compulab-boards.txt delete mode 100644 Documentation/devicetree/bindings/arm/fsl.txt create mode 100644 Documentation/devicetree/bindings/arm/fsl.yaml delete mode 100644 Documentation/devicetree/bindings/arm/i2se.txt delete mode 100644 Documentation/devicetree/bindings/arm/olimex.txt delete mode 100644 Documentation/devicetree/bindings/arm/technologic.txt -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/armadeus.txt b/Documentation/devicetree/bindings/arm/armadeus.txt deleted file mode 100644 index 9821283ff516..000000000000 --- a/Documentation/devicetree/bindings/arm/armadeus.txt +++ /dev/null @@ -1,6 +0,0 @@ -Armadeus i.MX Platforms Device Tree Bindings ------------------------------------------------ - -APF51: i.MX51 based module. -Required root node properties: - - compatible = "armadeus,imx51-apf51", "fsl,imx51"; diff --git a/Documentation/devicetree/bindings/arm/bhf.txt b/Documentation/devicetree/bindings/arm/bhf.txt deleted file mode 100644 index 886b503caf9c..000000000000 --- a/Documentation/devicetree/bindings/arm/bhf.txt +++ /dev/null @@ -1,6 +0,0 @@ -Beckhoff Automation Platforms Device Tree Bindings --------------------------------------------------- - -CX9020 Embedded PC -Required root node properties: - - compatible = "bhf,cx9020", "fsl,imx53"; diff --git a/Documentation/devicetree/bindings/arm/compulab-boards.txt b/Documentation/devicetree/bindings/arm/compulab-boards.txt deleted file mode 100644 index 42a10285af9c..000000000000 --- a/Documentation/devicetree/bindings/arm/compulab-boards.txt +++ /dev/null @@ -1,25 +0,0 @@ -CompuLab SB-SOM is a multi-module baseboard capable of carrying: - - CM-T43 - - CM-T54 - - CM-QS600 - - CL-SOM-AM57x - - CL-SOM-iMX7 -modules with minor modifications to the SB-SOM assembly. - -Required root node properties: - - compatible = should be "compulab,sb-som" - -Compulab CL-SOM-iMX7 is a miniature System-on-Module (SoM) based on -Freescale i.MX7 ARM Cortex-A7 System-on-Chip. - -Required root node properties: - - compatible = "compulab,cl-som-imx7", "fsl,imx7d"; - -Compulab SBC-iMX7 is a single board computer based on the -Freescale i.MX7 system-on-chip. SBC-iMX7 is implemented with -the CL-SOM-iMX7 System-on-Module providing most of the functions, -and SB-SOM-iMX7 carrier board providing additional peripheral -functions and connectors. - -Required root node properties: - - compatible = "compulab,sbc-imx7", "compulab,cl-som-imx7", "fsl,imx7d"; diff --git a/Documentation/devicetree/bindings/arm/fsl.txt b/Documentation/devicetree/bindings/arm/fsl.txt deleted file mode 100644 index 5074aeecd327..000000000000 --- a/Documentation/devicetree/bindings/arm/fsl.txt +++ /dev/null @@ -1,229 +0,0 @@ -Freescale i.MX Platforms Device Tree Bindings ------------------------------------------------ - -i.MX23 Evaluation Kit -Required root node properties: - - compatible = "fsl,imx23-evk", "fsl,imx23"; - -i.MX25 Product Development Kit -Required root node properties: - - compatible = "fsl,imx25-pdk", "fsl,imx25"; - -i.MX27 Product Development Kit -Required root node properties: - - compatible = "fsl,imx27-pdk", "fsl,imx27"; - -i.MX28 Evaluation Kit -Required root node properties: - - compatible = "fsl,imx28-evk", "fsl,imx28"; - -i.MX51 Babbage Board -Required root node properties: - - compatible = "fsl,imx51-babbage", "fsl,imx51"; - -i.MX53 Automotive Reference Design Board -Required root node properties: - - compatible = "fsl,imx53-ard", "fsl,imx53"; - -i.MX53 Evaluation Kit -Required root node properties: - - compatible = "fsl,imx53-evk", "fsl,imx53"; - -i.MX53 Quick Start Board -Required root node properties: - - compatible = "fsl,imx53-qsb", "fsl,imx53"; - -i.MX53 Smart Mobile Reference Design Board -Required root node properties: - - compatible = "fsl,imx53-smd", "fsl,imx53"; - -i.MX6 Quad Armadillo2 Board -Required root node properties: - - compatible = "fsl,imx6q-arm2", "fsl,imx6q"; - -i.MX6 Quad SABRE Lite Board -Required root node properties: - - compatible = "fsl,imx6q-sabrelite", "fsl,imx6q"; - -i.MX6 Quad SABRE Smart Device Board -Required root node properties: - - compatible = "fsl,imx6q-sabresd", "fsl,imx6q"; - -i.MX6 Quad SABRE Automotive Board -Required root node properties: - - compatible = "fsl,imx6q-sabreauto", "fsl,imx6q"; - -i.MX6SLL EVK board -Required root node properties: - - compatible = "fsl,imx6sll-evk", "fsl,imx6sll"; - -i.MX6 Quad Plus SABRE Smart Device Board -Required root node properties: - - compatible = "fsl,imx6qp-sabresd", "fsl,imx6qp"; - -i.MX6 Quad Plus SABRE Automotive Board -Required root node properties: - - compatible = "fsl,imx6qp-sabreauto", "fsl,imx6qp"; - -i.MX6 DualLite SABRE Smart Device Board -Required root node properties: - - compatible = "fsl,imx6dl-sabresd", "fsl,imx6dl"; - -i.MX6 DualLite/Solo SABRE Automotive Board -Required root node properties: - - compatible = "fsl,imx6dl-sabreauto", "fsl,imx6dl"; - -i.MX6 SoloLite EVK Board -Required root node properties: - - compatible = "fsl,imx6sl-evk", "fsl,imx6sl"; - -i.MX6 UltraLite 14x14 EVK Board -Required root node properties: - - compatible = "fsl,imx6ul-14x14-evk", "fsl,imx6ul"; - -i.MX6 UltraLiteLite 14x14 EVK Board -Required root node properties: - - compatible = "fsl,imx6ull-14x14-evk", "fsl,imx6ull"; - -i.MX6 ULZ 14x14 EVK Board -Required root node properties: - - compatible = "fsl,imx6ulz-14x14-evk", "fsl,imx6ull", "fsl,imx6ulz"; - -i.MX6 SoloX SDB Board -Required root node properties: - - compatible = "fsl,imx6sx-sdb", "fsl,imx6sx"; - -i.MX6 SoloX Sabre Auto Board -Required root node properties: - - compatible = "fsl,imx6sx-sabreauto", "fsl,imx6sx"; - -i.MX7 SabreSD Board -Required root node properties: - - compatible = "fsl,imx7d-sdb", "fsl,imx7d"; - -Generic i.MX boards -------------------- - -No iomux setup is done for these boards, so this must have been configured -by the bootloader for boards to work with the generic bindings. - -i.MX27 generic board -Required root node properties: - - compatible = "fsl,imx27"; - -i.MX51 generic board -Required root node properties: - - compatible = "fsl,imx51"; - -i.MX53 generic board -Required root node properties: - - compatible = "fsl,imx53"; - -i.MX6q generic board -Required root node properties: - - compatible = "fsl,imx6q"; - -Freescale Vybrid Platform Device Tree Bindings ----------------------------------------------- - -For the Vybrid SoC familiy all variants with DDR controller are supported, -which is the VF5xx and VF6xx series. Out of historical reasons, in most -places the kernel uses vf610 to refer to the whole familiy. -The compatible string "fsl,vf610m4" is used for the secondary Cortex-M4 -core support. - -Required root node compatible property (one of them): - - compatible = "fsl,vf500"; - - compatible = "fsl,vf510"; - - compatible = "fsl,vf600"; - - compatible = "fsl,vf610"; - - compatible = "fsl,vf610m4"; - -Freescale LS1021A Platform Device Tree Bindings ------------------------------------------------- - -Required root node compatible properties: - - compatible = "fsl,ls1021a"; - -Freescale ARMv8 based Layerscape SoC family Device Tree Bindings ----------------------------------------------------------------- - -LS1012A SoC -Required root node properties: - - compatible = "fsl,ls1012a"; - -LS1012A ARMv8 based RDB Board -Required root node properties: - - compatible = "fsl,ls1012a-rdb", "fsl,ls1012a"; - -LS1012A ARMv8 based FRDM Board -Required root node properties: - - compatible = "fsl,ls1012a-frdm", "fsl,ls1012a"; - -LS1012A ARMv8 based QDS Board -Required root node properties: - - compatible = "fsl,ls1012a-qds", "fsl,ls1012a"; - -LS1043A SoC -Required root node properties: - - compatible = "fsl,ls1043a"; - -LS1043A ARMv8 based RDB Board -Required root node properties: - - compatible = "fsl,ls1043a-rdb", "fsl,ls1043a"; - -LS1043A ARMv8 based QDS Board -Required root node properties: - - compatible = "fsl,ls1043a-qds", "fsl,ls1043a"; - -LS1046A SoC -Required root node properties: - - compatible = "fsl,ls1046a"; - -LS1046A ARMv8 based QDS Board -Required root node properties: - - compatible = "fsl,ls1046a-qds", "fsl,ls1046a"; - -LS1046A ARMv8 based RDB Board -Required root node properties: - - compatible = "fsl,ls1046a-rdb", "fsl,ls1046a"; - -LS1088A SoC -Required root node properties: - - compatible = "fsl,ls1088a"; - -LS1088A ARMv8 based QDS Board -Required root node properties: - - compatible = "fsl,ls1088a-qds", "fsl,ls1088a"; - -LS1088A ARMv8 based RDB Board -Required root node properties: - - compatible = "fsl,ls1088a-rdb", "fsl,ls1088a"; - -LS2080A SoC -Required root node properties: - - compatible = "fsl,ls2080a"; - -LS2080A ARMv8 based Simulator model -Required root node properties: - - compatible = "fsl,ls2080a-simu", "fsl,ls2080a"; - -LS2080A ARMv8 based QDS Board -Required root node properties: - - compatible = "fsl,ls2080a-qds", "fsl,ls2080a"; - -LS2080A ARMv8 based RDB Board -Required root node properties: - - compatible = "fsl,ls2080a-rdb", "fsl,ls2080a"; - -LS2088A SoC -Required root node properties: - - compatible = "fsl,ls2088a"; - -LS2088A ARMv8 based QDS Board -Required root node properties: - - compatible = "fsl,ls2088a-qds", "fsl,ls2088a"; - -LS2088A ARMv8 based RDB Board -Required root node properties: - - compatible = "fsl,ls2088a-rdb", "fsl,ls2088a"; diff --git a/Documentation/devicetree/bindings/arm/fsl.yaml b/Documentation/devicetree/bindings/arm/fsl.yaml new file mode 100644 index 000000000000..a4d625d7ff4d --- /dev/null +++ b/Documentation/devicetree/bindings/arm/fsl.yaml @@ -0,0 +1,214 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/bindings/arm/fsl.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Freescale i.MX Platforms Device Tree Bindings + +maintainers: + - Shawn Guo + - Li Yang + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - description: i.MX23 based Boards + items: + - enum: + - fsl,imx23-evk + - olimex,imx23-olinuxino + - const: fsl,imx23 + + - description: i.MX25 Product Development Kit + items: + - enum: + - fsl,imx25-pdk + - const: fsl,imx25 + + - description: i.MX27 Product Development Kit + items: + - enum: + - fsl,imx27-pdk + - const: fsl,imx27 + + - description: i.MX28 based Boards + items: + - enum: + - fsl,imx28-evk + - i2se,duckbill + - i2se,duckbill-2 + - technologic,imx28-ts4600 + - const: fsl,imx28 + - description: i.MX28 Duckbill 2 based Boards + items: + - enum: + - i2se,duckbill-2-485 + - i2se,duckbill-2-enocean + - i2se,duckbill-2-spi + - const: i2se,duckbill-2 + - const: fsl,imx28 + + - description: i.MX51 Babbage Board + items: + - enum: + - armadeus,imx51-apf51 + - fsl,imx51-babbage + - technologic,imx51-ts4800 + - const: fsl,imx51 + + - description: i.MX53 based Boards + items: + - enum: + - bhf,cx9020 + - fsl,imx53-ard + - fsl,imx53-evk + - fsl,imx53-qsb + - fsl,imx53-smd + - const: fsl,imx53 + + - description: i.MX6Q based Boards + items: + - enum: + - fsl,imx6q-arm2 + - fsl,imx6q-sabreauto + - fsl,imx6q-sabrelite + - fsl,imx6q-sabresd + - technologic,imx6q-ts4900 + - technologic,imx6q-ts7970 + - const: fsl,imx6q + + - description: i.MX6QP based Boards + items: + - enum: + - fsl,imx6qp-sabreauto # i.MX6 Quad Plus SABRE Automotive Board + - fsl,imx6qp-sabresd # i.MX6 Quad Plus SABRE Smart Device Board + - const: fsl,imx6qp + + - description: i.MX6DL based Boards + items: + - enum: + - fsl,imx6dl-sabreauto # i.MX6 DualLite/Solo SABRE Automotive Board + - fsl,imx6dl-sabresd # i.MX6 DualLite SABRE Smart Device Board + - technologic,imx6dl-ts4900 + - technologic,imx6dl-ts7970 + - const: fsl,imx6dl + + - description: i.MX6SL based Boards + items: + - enum: + - fsl,imx6sl-evk # i.MX6 SoloLite EVK Board + - const: fsl,imx6sl + + - description: i.MX6SLL based Boards + items: + - enum: + - fsl,imx6sll-evk + - const: fsl,imx6sll + + - description: i.MX6SX based Boards + items: + - enum: + - fsl,imx6sx-sabreauto # i.MX6 SoloX Sabre Auto Board + - fsl,imx6sx-sdb # i.MX6 SoloX SDB Board + - const: fsl,imx6sx + + - description: i.MX6UL based Boards + items: + - enum: + - fsl,imx6ul-14x14-evk # i.MX6 UltraLite 14x14 EVK Board + - const: fsl,imx6ul + + - description: i.MX6ULL based Boards + items: + - enum: + - fsl,imx6ull-14x14-evk # i.MX6 UltraLiteLite 14x14 EVK Board + - const: fsl,imx6ull + + - description: i.MX6ULZ based Boards + items: + - enum: + - fsl,imx6ulz-14x14-evk # i.MX6 ULZ 14x14 EVK Board + - const: fsl,imx6ull # This seems odd. Should be last? + - const: fsl,imx6ulz + + - description: i.MX7D based Boards + items: + - enum: + - fsl,imx7d-sdb # i.MX7 SabreSD Board + - const: fsl,imx7d + + - description: + Compulab SBC-iMX7 is a single board computer based on the + Freescale i.MX7 system-on-chip. SBC-iMX7 is implemented with + the CL-SOM-iMX7 System-on-Module providing most of the functions, + and SB-SOM-iMX7 carrier board providing additional peripheral + functions and connectors. + items: + - const: compulab,sbc-imx7 + - const: compulab,cl-som-imx7 + - const: fsl,imx7d + + - description: + Freescale Vybrid Platform Device Tree Bindings + + For the Vybrid SoC familiy all variants with DDR controller are supported, + which is the VF5xx and VF6xx series. Out of historical reasons, in most + places the kernel uses vf610 to refer to the whole familiy. + The compatible string "fsl,vf610m4" is used for the secondary Cortex-M4 + core support. + items: + - enum: + - fsl,vf500 + - fsl,vf510 + - fsl,vf600 + - fsl,vf610 + - fsl,vf610m4 + + - description: LS1021A based Boards + items: + - enum: + - fsl,ls1012a-rdb + - fsl,ls1012a-frdm + - fsl,ls1012a-qds + - const: fsl,ls1021a + + - description: LS1043A based Boards + items: + - enum: + - fsl,ls1043a-rdb + - fsl,ls1043a-qds + - const: fsl,ls1043a + + - description: LS1046A based Boards + items: + - enum: + - fsl,ls1046a-qds + - fsl,ls1046a-rdb + - const: fsl,ls1046a + + - description: LS1088A based Boards + items: + - enum: + - fsl,ls1088a-qds + - fsl,ls1088a-rdb + - const: fsl,ls1088a + + - description: LS2080A based Boards + items: + - enum: + - fsl,ls2080a-simu + - fsl,ls2080a-qds + - fsl,ls2080a-rdb + - const: fsl,ls2080a + + - description: LS2088A based Boards + items: + - enum: + - fsl,ls2088a-qds + - fsl,ls2088a-rdb + - const: fsl,ls2088a + +... diff --git a/Documentation/devicetree/bindings/arm/i2se.txt b/Documentation/devicetree/bindings/arm/i2se.txt deleted file mode 100644 index dbd54a3aa07d..000000000000 --- a/Documentation/devicetree/bindings/arm/i2se.txt +++ /dev/null @@ -1,22 +0,0 @@ -I2SE Device Tree Bindings -------------------------- - -Duckbill Board -Required root node properties: - - compatible = "i2se,duckbill", "fsl,imx28"; - -Duckbill 2 Board -Required root node properties: - - compatible = "i2se,duckbill-2", "fsl,imx28"; - -Duckbill 2 485 Board -Required root node properties: - - compatible = "i2se,duckbill-2-485", "i2se,duckbill-2", "fsl,imx28"; - -Duckbill 2 EnOcean Board -Required root node properties: - - compatible = "i2se,duckbill-2-enocean", "i2se,duckbill-2", "fsl,imx28"; - -Duckbill 2 SPI Board -Required root node properties: - - compatible = "i2se,duckbill-2-spi", "i2se,duckbill-2", "fsl,imx28"; diff --git a/Documentation/devicetree/bindings/arm/olimex.txt b/Documentation/devicetree/bindings/arm/olimex.txt deleted file mode 100644 index d726aeca56be..000000000000 --- a/Documentation/devicetree/bindings/arm/olimex.txt +++ /dev/null @@ -1,10 +0,0 @@ -Olimex Device Tree Bindings ---------------------------- - -SAM9-L9260 Board -Required root node properties: - - compatible = "olimex,sam9-l9260", "atmel,at91sam9260"; - -i.MX23 Olinuxino Low Cost Board -Required root node properties: - - compatible = "olimex,imx23-olinuxino", "fsl,imx23"; diff --git a/Documentation/devicetree/bindings/arm/technologic.txt b/Documentation/devicetree/bindings/arm/technologic.txt deleted file mode 100644 index f1cedc00dcab..000000000000 --- a/Documentation/devicetree/bindings/arm/technologic.txt +++ /dev/null @@ -1,23 +0,0 @@ -Technologic Systems Platforms Device Tree Bindings --------------------------------------------------- - -TS-4600 is a System-on-Module based on the Freescale i.MX28 System-on-Chip. -It can be mounted on a carrier board providing additional peripheral connectors. -Required root node properties: - - compatible = "technologic,imx28-ts4600", "fsl,imx28" - -TS-4800 board -Required root node properties: - - compatible = "technologic,imx51-ts4800", "fsl,imx51"; - -TS-4900 is a System-on-Module based on the Freescale i.MX6 System-on-Chip. -It can be mounted on a carrier board providing additional peripheral connectors. -Required root node properties: - - compatible = "technologic,imx6dl-ts4900", "fsl,imx6dl" - - compatible = "technologic,imx6q-ts4900", "fsl,imx6q" - -TS-7970 is a System-on-Module based on the Freescale i.MX6 System-on-Chip. -It can be mounted on a carrier board providing additional peripheral connectors. -Required root node properties: - - compatible = "technologic,imx6dl-ts7970", "fsl,imx6dl" - - compatible = "technologic,imx6q-ts7970", "fsl,imx6q" From patchwork Mon Dec 3 21:32:08 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152768 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7319438ljp; Mon, 3 Dec 2018 13:34:19 -0800 (PST) X-Google-Smtp-Source: AFSGD/Xg6l6NrjJNaqmqei4EVS9H4aRHftAT/waR81S2f4m7h5qrI11uKvWw7MU4CANoyRRcTEHT X-Received: by 2002:a17:902:6909:: with SMTP id j9mr17000664plk.196.1543872859434; Mon, 03 Dec 2018 13:34:19 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872859; cv=none; d=google.com; s=arc-20160816; b=h80k5mtyqhxhOZWq/e8pd8pDKt6wKBmQp3vif7WfOeYNB27t+3udGfizlgaXA4XA1s /4ekCFDwpeKxnEq0bFQoVE+bXR9PBoi+u4NPWRk4l7LcmYB5DO/iOPcMGBmSVWK6Gybq Yn2Hm3X/XlR4zQhyyB+ttGBCbfMUES0FuEoAVqpIBG/3QXk7dgBGHN3jlr+akTYZgPwv DlW5DbZF4AAFfd1/8C8K9S+LO6vB3IorroGFFnUFV2H7mz4EvxEyro7aord1sge0D6O+ inIF+axoUKitXAro3ItDW/ifO4IkdhJQxR/EQ5oOfPPTw6yJV4Ap/9wkNin/85589zpA DMVQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=yv1C1cWbY7+OPspfi5BzDzIaFQlkYbh4xh/OQ1DKxUo=; b=o1XKyoKThXImPzBw8rBcHPWniXNVhFsPHpwqTNpVGNaNOEBtiOlLZdGO1GQqGSW9R8 RCm1UXHos2DmLX5O1Mvu66BcCradqMgN+lfykPLjNdLZG0Qjzd1wJVKK4jej/1zF0l+G YGyYAbEX3T/6aMh6wH6KmwDQMHEIdn+MfZg3kMTjO5+xvXCynwiEu7f0CR+H0zoafesB jIFcyAvefeEY45eQ73abYXEbT11CiuKTcx8HRIC/rXBDdXWgU14Y2DLfL+B5uqU0pOSh x8m2hlYdSHSuoO01zTQhJp6Xe9x/9NnhfuY4/HatEWwr+ZrAyKBq1PFbLJetYdPBufyl BjRQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m4si13683384pgj.61.2018.12.03.13.34.19; Mon, 03 Dec 2018 13:34:19 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726260AbeLCVc4 (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:56 -0500 Received: from mail-ot1-f66.google.com ([209.85.210.66]:36267 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726204AbeLCVcu (ORCPT ); Mon, 3 Dec 2018 16:32:50 -0500 Received: by mail-ot1-f66.google.com with SMTP id k98so13140673otk.3; Mon, 03 Dec 2018 13:32:49 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=yv1C1cWbY7+OPspfi5BzDzIaFQlkYbh4xh/OQ1DKxUo=; b=b6GYz6G7+s6c0x/y/cXClI8SdrMngKgvKQfYbRQ41jF7yjfoPT+7yrcSAyclzL7I0Q H+edFx48nQQrOkGX2RKsGSwDsw+jTNBuRs9VaM0cwNY3DzmZcOU1ClyIj1Uak/N+5fOe uRi1AVHToQMZtJkDWxW36gjRjGbtnxpt+9AL/bNwJjanKuRT3QoxC3P1/yBrFkPvZWCm 4oxrHHDh+Vij7Qn64+lSrNFLrKCzjcbc7CP/B0OeY4eW9hqQJZxt9D6WxhukVpwwsejP 8fnlxPkRdfbqV+NQn95KLN05sGPL96ePuYDhhiZpQO2Lw+oRQgU7Ybo+PsTL/Xhf6xqE gxAw== X-Gm-Message-State: AA+aEWaRZdu7FNUP/qXFxkwj8LnsrZvyeC16uhjdCO9xkbPhf0eI6iHy UrTg5dGZO0J7wXzJiFmDClw8mR0= X-Received: by 2002:a9d:3e4a:: with SMTP id h10mr12059581otg.74.1543872768891; Mon, 03 Dec 2018 13:32:48 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:48 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Matthias Brugger , linux-mediatek@lists.infradead.org Subject: [PATCH v2 19/34] dt-bindings: arm: Convert MediaTek board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:08 -0600 Message-Id: <20181203213223.16986-20-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert MediaTek SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Matthias Brugger Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-mediatek@lists.infradead.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/mediatek.txt | 79 ----------------- .../devicetree/bindings/arm/mediatek.yaml | 85 +++++++++++++++++++ 2 files changed, 85 insertions(+), 79 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/mediatek.txt create mode 100644 Documentation/devicetree/bindings/arm/mediatek.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/mediatek.txt b/Documentation/devicetree/bindings/arm/mediatek.txt deleted file mode 100644 index 8f260e5cfd16..000000000000 --- a/Documentation/devicetree/bindings/arm/mediatek.txt +++ /dev/null @@ -1,79 +0,0 @@ -MediaTek SoC based Platforms Device Tree Bindings - -Boards with a MediaTek SoC shall have the following property: - -Required root node property: - -compatible: Must contain one of - "mediatek,mt2701" - "mediatek,mt2712" - "mediatek,mt6580" - "mediatek,mt6589" - "mediatek,mt6592" - "mediatek,mt6755" - "mediatek,mt6765" - "mediatek,mt6795" - "mediatek,mt6797" - "mediatek,mt7622" - "mediatek,mt7623" which is referred to MT7623N SoC - "mediatek,mt7623a" - "mediatek,mt8127" - "mediatek,mt8135" - "mediatek,mt8173" - - -Supported boards: - -- Evaluation board for MT2701: - Required root node properties: - - compatible = "mediatek,mt2701-evb", "mediatek,mt2701"; -- Evaluation board for MT2712: - Required root node properties: - - compatible = "mediatek,mt2712-evb", "mediatek,mt2712"; -- Evaluation board for MT6580: - Required root node properties: - - compatible = "mediatek,mt6580-evbp1", "mediatek,mt6580"; -- bq Aquaris5 smart phone: - Required root node properties: - - compatible = "mundoreader,bq-aquaris5", "mediatek,mt6589"; -- Evaluation board for MT6592: - Required root node properties: - - compatible = "mediatek,mt6592-evb", "mediatek,mt6592"; -- Evaluation phone for MT6755(Helio P10): - Required root node properties: - - compatible = "mediatek,mt6755-evb", "mediatek,mt6755"; -- Evaluation board for MT6765(Helio P22): - Required root node properties: - - compatible = "mediatek,mt6765-evb", "mediatek,mt6765"; -- Evaluation board for MT6795(Helio X10): - Required root node properties: - - compatible = "mediatek,mt6795-evb", "mediatek,mt6795"; -- Evaluation board for MT6797(Helio X20): - Required root node properties: - - compatible = "mediatek,mt6797-evb", "mediatek,mt6797"; -- Mediatek X20 Development Board: - Required root node properties: - - compatible = "archermind,mt6797-x20-dev", "mediatek,mt6797"; -- Reference board variant 1 for MT7622: - Required root node properties: - - compatible = "mediatek,mt7622-rfb1", "mediatek,mt7622"; -- Reference board for MT7623a with eMMC: - Required root node properties: - - compatible = "mediatek,mt7623a-rfb-emmc", "mediatek,mt7623"; -- Reference board for MT7623a with NAND: - Required root node properties: - - compatible = "mediatek,mt7623a-rfb-nand", "mediatek,mt7623"; -- Reference board for MT7623n with eMMC: - Required root node properties: - - compatible = "mediatek,mt7623n-rfb-emmc", "mediatek,mt7623"; -- Bananapi BPI-R2 board: - - compatible = "bananapi,bpi-r2", "mediatek,mt7623"; -- MTK mt8127 tablet moose EVB: - Required root node properties: - - compatible = "mediatek,mt8127-moose", "mediatek,mt8127"; -- MTK mt8135 tablet EVB: - Required root node properties: - - compatible = "mediatek,mt8135-evbp1", "mediatek,mt8135"; -- MTK mt8173 tablet EVB: - Required root node properties: - - compatible = "mediatek,mt8173-evb", "mediatek,mt8173"; diff --git a/Documentation/devicetree/bindings/arm/mediatek.yaml b/Documentation/devicetree/bindings/arm/mediatek.yaml new file mode 100644 index 000000000000..d991676222e7 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/mediatek.yaml @@ -0,0 +1,85 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/mediatek.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: MediaTek SoC based Platforms Device Tree Bindings + +maintainers: + - Sean Wang + - Matthias Brugger +description: | + Boards with a MediaTek SoC shall have the following properties. + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - mediatek,mt2701-evb + - const: mediatek,mt2701 + + - items: + - enum: + - mediatek,mt2712-evb + - const: mediatek,mt2712 + - items: + - enum: + - mediatek,mt6580-evbp1 + - const: mediatek,mt6580 + - items: + - enum: + - mundoreader,bq-aquaris5 + - const: mediatek,mt6589 + - items: + - enum: + - mediatek,mt6592-evb + - const: mediatek,mt6592 + - items: + - enum: + - mediatek,mt6755-evb + - const: mediatek,mt6755 + - items: + - enum: + - mediatek,mt6765-evb + - const: mediatek,mt6765 + - items: + - enum: + - mediatek,mt6795-evb + - const: mediatek,mt6795 + - items: + - enum: + - archermind,mt6797-x20-dev + - mediatek,mt6797-evb + - const: mediatek,mt6797 + - items: + - enum: + - mediatek,mt7622-rfb1 + - const: mediatek,mt7622 + - items: + - enum: + - mediatek,mt7623a-rfb-emmc + - mediatek,mt7623a-rfb-nand + - mediatek,mt7623n-rfb-emmc + - bananapi,bpi-r2 + - const: mediatek,mt7623 + description: Also referred to as MT7623N SoC + + - items: + - const: mediatek,mt7623a + - items: + - enum: + - mediatek,mt8127-moose + - const: mediatek,mt8127 + - items: + - enum: + - mediatek,mt8135-evbp1 + - const: mediatek,mt8135 + - items: + - enum: + - mediatek,mt8173-evb + - const: mediatek,mt8173 +... From patchwork Mon Dec 3 21:32:09 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152769 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7319577ljp; Mon, 3 Dec 2018 13:34:29 -0800 (PST) X-Google-Smtp-Source: AFSGD/UOfHgtfvP6nOfgRR3PHMFXQQyCuDfjT0/NcL0qdUpvt6ePeD38FP7sf+iY5enNvX7UgU4L X-Received: by 2002:a62:36c1:: with SMTP id d184mr2576685pfa.242.1543872869661; Mon, 03 Dec 2018 13:34:29 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872869; cv=none; d=google.com; s=arc-20160816; b=Z5HysNYerldbGUzo181irOyh2EEies55bCnb31jtqE7CC55fuqW2YYnTAaAVv0+LSa 6ds7xMHF+ZcUGrnu0p0fNgHCNVl54+Evd1xvQWO7VtPXA2WWrFkf4YbF/ZEQRSTR2GCY jgbj1wqtQzmGFgOjw6k9K97b6tbHAS+oAcEzZY5FbPsRSJ/eIFOvpjWcjnfjAJ9PmK+J 4rGW9cg8hILk7Upf5u6VgO0Jr+1nBypolWAb+AxHdL0gb/jBQaRfhcBBHNWEkgZa0t92 xHFDevyRQec2lP2fHdKwLUHZGxuPsF00MAHZNGsQda+UK8cN8ZmPLii8n29T69O9/24o fn7A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=rFNWYOfOG81Ka5GW51Nakr7upXPR0PcVFyZoRUNifgE=; b=gCIl5kZeSFULNn/i+0K9TAUiuhf13AXpOJ9dQOP5JgvPNHicUFTfcWfbk7fK+0/fA8 Lp9UocabnQgfjoYrseeNPluUxi7DOHapcyHEnsnTezmz+tvJcc9I0KJXw+cCPPN5mx0A RJWaQnLVFlEd4lUCOjpcm6x9GLOLP7i2GjCTgFm1EFCZFBldtJLJOSOGl80dWQr6Ckmk d0BIVoFrcRIujlMlfs55OwIrSgkftFMINssHuY3VjXrLgXgAJpax67YAswFWsGkiktM7 4NQvcJM5eEA2V6pOPlz/k/uDaPAuEm72tVT7r5ouV5aSKwqOK7ru2Rn1WyldsObZKkK6 N5+g== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y22si16205211pfa.6.2018.12.03.13.34.29; Mon, 03 Dec 2018 13:34:29 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726241AbeLCVcx (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:53 -0500 Received: from mail-oi1-f196.google.com ([209.85.167.196]:42063 "EHLO mail-oi1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726225AbeLCVcv (ORCPT ); Mon, 3 Dec 2018 16:32:51 -0500 Received: by mail-oi1-f196.google.com with SMTP id w13so12346498oiw.9; Mon, 03 Dec 2018 13:32:50 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rFNWYOfOG81Ka5GW51Nakr7upXPR0PcVFyZoRUNifgE=; b=MJXrwhCu/pRW/0QkdM8lENNVA4mVcteFcjKDGOcyJ1+DrWyNJBmWhyszpRloFlVWq2 cmTVHRFy+cnKU7+mb2N+O/Cxivmcr09yz3+52DTY90aFx6lS51zLteWdjninjhbcHk+E 6pAPj17+Z+LwSYIh9GdbA41sN5sF7KyAzSR08eanJOjgu0Wd9Z4TGhw4VeDHuUAJuUW3 i6g95Rckk2hdHXeZBuVjOC7JN1IyTGWoSPPUYT2OQk8sY3nF/vp1DvVHjWgx3D79EMC8 x3BHBXHgWz8eXV9T7J3Ovpa4l/skbry5GI76lT91XLxppuvFGKvui/Rz+eI4dWFSuTdU rOew== X-Gm-Message-State: AA+aEWZFpQ/X9BkvIWTl4rEEcEgpscMj5n2bp5iKsQ/+3SkyDOCPf8+v kNz/EFN+RQxNcypxsrFzbyGlYlU= X-Received: by 2002:aca:db41:: with SMTP id s62mr10386117oig.349.1543872770126; Mon, 03 Dec 2018 13:32:50 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.48 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:49 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland Subject: [PATCH v2 20/34] dt-bindings: arm: Convert TI nspire board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:09 -0600 Message-Id: <20181203213223.16986-21-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert TI NSpire SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/nspire.txt | 14 ----------- .../devicetree/bindings/arm/ti/nspire.yaml | 24 +++++++++++++++++++ 2 files changed, 24 insertions(+), 14 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/nspire.txt create mode 100644 Documentation/devicetree/bindings/arm/ti/nspire.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/nspire.txt b/Documentation/devicetree/bindings/arm/nspire.txt deleted file mode 100644 index 4d08518bd176..000000000000 --- a/Documentation/devicetree/bindings/arm/nspire.txt +++ /dev/null @@ -1,14 +0,0 @@ -TI-NSPIRE calculators - -Required properties: -- compatible: Compatible property value should contain "ti,nspire". - CX models should have "ti,nspire-cx" - Touchpad models should have "ti,nspire-tp" - Clickpad models should have "ti,nspire-clp" - -Example: - -/ { - model = "TI-NSPIRE CX"; - compatible = "ti,nspire-cx"; - ... diff --git a/Documentation/devicetree/bindings/arm/ti/nspire.yaml b/Documentation/devicetree/bindings/arm/ti/nspire.yaml new file mode 100644 index 000000000000..e372b43da62f --- /dev/null +++ b/Documentation/devicetree/bindings/arm/ti/nspire.yaml @@ -0,0 +1,24 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/ti/nspire.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: TI-NSPIRE calculators + +maintainers: + - Daniel Tang + +properties: + $nodename: + const: '/' + compatible: + items: + - enum: + # CX models + - ti,nspire-cx + # Touchpad models + - ti,nspire-tp + # Clickpad models + - ti,nspire-clp +... From patchwork Mon Dec 3 21:32:10 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152770 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7319627ljp; Mon, 3 Dec 2018 13:34:32 -0800 (PST) X-Google-Smtp-Source: AFSGD/WPyhjPtNtRgbaL8TfEJJM5tP3PQ7fOP1jphlK5PBbmf3ekR3dhk2WwvFXieUBY0FtXXT/m X-Received: by 2002:a17:902:9047:: with SMTP id w7mr17670587plz.270.1543872872789; Mon, 03 Dec 2018 13:34:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872872; cv=none; d=google.com; s=arc-20160816; b=sZIt32nqZRJteIkyCKDD93qtivkI5WszV5Si8JyjGHQR6u+q/Lc0XZtk3kF5ImPDXl SVDN9CLDQV7sVgrNuLlIxwk/2/jd175ZzZcGHZU8Kvj9CHtprJpTcVQRSCKo5ktfeqmT R8vUKAj2SFAmCqN8zLHwb164bHEi7n5CNiGT5j0x8CLGPDex0+vAhpaUffWhfTg39utg RGp395UBW15xleOXeDoapLHyEFj8zB5q3erdrgJ+RNTSJkW7Y8B1Xd95aSit12Mj7L4E jsPH+SjOx2n4rLhlzMhju56ARKOOCbBRzR6WOfwuCnRr84p8TWWKAmSOl3EEM6wqSbnE +tJg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=epXZdkd68vXdy7U9ZmRZZFqk/KdWAOyhhT0ff/QRUGQ=; b=0XODhw6W+7rmBXf2EWoGl+RIhY5xv4no92gmPdunK3enbojqPLDWxMyzuWvPAEQc1u Ao6cR/Zc6CwiUSTU3VgusDWr7Q53vHy3p6/blBJ7agvEPZpSf8xHF0wHqaJC5nUFF+tb XTADk6ubViNOB1FozbAlouHE1rxPgj2FE0t9/lgzDUIcJgWdgj6EdG3xF35kLx3VZWkn lgYxPBqe4Yt3XPmLVOyU0iF4Nv7zsk8SfSIg0GWIZWdfXNDMYcAdNyY6bFiuueC0uCeV DZLMeUMnxkONsRyUrtTx/p1/cCGjkiELKmY2BpYdH/kL+ZDvrncVlMHIa8JdcKffhrA4 mXug== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y22si16205211pfa.6.2018.12.03.13.34.32; Mon, 03 Dec 2018 13:34:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726466AbeLCVeb (ORCPT + 32 others); Mon, 3 Dec 2018 16:34:31 -0500 Received: from mail-ot1-f65.google.com ([209.85.210.65]:39492 "EHLO mail-ot1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726197AbeLCVcw (ORCPT ); Mon, 3 Dec 2018 16:32:52 -0500 Received: by mail-ot1-f65.google.com with SMTP id n8so9259325otl.6; Mon, 03 Dec 2018 13:32:52 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=epXZdkd68vXdy7U9ZmRZZFqk/KdWAOyhhT0ff/QRUGQ=; b=PH+Cnmh0vGjrBCrL8lv15Ohtj/pew4zI5W8PO8zDD3/VHoNjsGHBDK2tJrOreNHKDl bVz0BDMqywWaiaGBArz/9WWC0fQIJ0BN1w92yPkmwPvtgh6kbgc8KBxs09fKXVqv0Yyr fYgl9R/TDxOAZopsztbbHv4tM4S0ZRd9q3e63joIhT7oo0KNk+0vQpqXl1SAcGCsnvl+ UU93ITZB7zjMERtGU1g5hF+/DPVu7eqIzPobFNyHyrFjwj5cdpHsNYxqDmE/mHnl9Hhd ZPvO9gTQEP5qklOXtzPxaZLPycxUYs+8I4O6DK5FzVyVod7O4Bnv5lUbCBk6naw3+fEd 55Ww== X-Gm-Message-State: AA+aEWZw9DMJoLVYBv5XRnPl2BDdK/8PjwkyDK+hGXPK2gJDmWE3dclH RjEYKorKxN8Tk0t+IretI92LuOY= X-Received: by 2002:a05:6830:20d6:: with SMTP id z22mr11735816otq.106.1543872771366; Mon, 03 Dec 2018 13:32:51 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.50 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:50 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Neil Armstrong , linux-oxnas@groups.io Subject: [PATCH v2 21/34] dt-bindings: arm: Convert Oxford Semi board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:10 -0600 Message-Id: <20181203213223.16986-22-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Oxford Semi SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Neil Armstrong Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-oxnas@groups.io Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/oxnas.txt | 14 ----------- .../devicetree/bindings/arm/oxnas.yaml | 25 +++++++++++++++++++ 2 files changed, 25 insertions(+), 14 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/oxnas.txt create mode 100644 Documentation/devicetree/bindings/arm/oxnas.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/oxnas.txt b/Documentation/devicetree/bindings/arm/oxnas.txt deleted file mode 100644 index ac64e60f99f1..000000000000 --- a/Documentation/devicetree/bindings/arm/oxnas.txt +++ /dev/null @@ -1,14 +0,0 @@ -Oxford Semiconductor OXNAS SoCs Family device tree bindings -------------------------------------------- - -Boards with the OX810SE SoC shall have the following properties: - Required root node property: - compatible: "oxsemi,ox810se" - -Boards with the OX820 SoC shall have the following properties: - Required root node property: - compatible: "oxsemi,ox820" - -Board compatible values: - - "wd,mbwe" (OX810SE) - - "cloudengines,pogoplugv3" (OX820) diff --git a/Documentation/devicetree/bindings/arm/oxnas.yaml b/Documentation/devicetree/bindings/arm/oxnas.yaml new file mode 100644 index 000000000000..6ae51ef513be --- /dev/null +++ b/Documentation/devicetree/bindings/arm/oxnas.yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/oxnas.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Oxford Semiconductor OXNAS SoCs Family device tree bindings + +maintainers: + - Neil Armstrong + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - wd,mbwe + - const: oxsemi,ox810se + + - items: + - enum: + - cloudengines,pogoplugv3 + - const: oxsemi,ox820 From patchwork Mon Dec 3 21:32:11 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152756 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318227ljp; Mon, 3 Dec 2018 13:33:00 -0800 (PST) X-Google-Smtp-Source: AFSGD/XX/AKKf2D/ziXml2HLUMAJ75TgE91B+FVe5pUrCHXl8dvL5mKpQ3o6vQgCmA5ip6wRpgbC X-Received: by 2002:a63:66c6:: with SMTP id a189mr13455827pgc.167.1543872780591; Mon, 03 Dec 2018 13:33:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872780; cv=none; d=google.com; s=arc-20160816; b=vcfTu0oUUtpxHruVloENidLg5GvTyb8EzxS/C+3JWOGFddUaSnG4M6wWUeDgShlxHS 6moCsljlO7B9DzOh7TqiFym9ZNj18ODMOP+ls/uLupv0yZ1LHoobwNcjlpLPxSatcJNm pZRG9RwZtZ+xYUKARBnlHYMmY3UIDnjP1QkvwE54OhOEFjAyZhygCSZCfsiNcI9/swk9 E/G8uZlCcBeoAhcFezhQZFN/vnsgkF5kdnsxzficXowV3vMmhaXTn3GccQjzefL+OJpe pyo97MEytPvH1//8VlzFQCQLG92yEibqSianJQpUZuQeL+ztfC/JLMVjwPJvRhf5ENDe 7q7g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=rQZ8kmJGiAe3meOL8n5CuJdjh4Pdt4Z51xZK+7KE3Xk=; b=ng7GdKAKY8c5LfMFSJFKsP+6Sylg+yv/7Dcl+9a558nWykeHhW1aLsIoReOQ8T7lsq 2umCef84BxF0raxm0NTHbmPLUPHBguTFubkqiJ+dfIrrllnQT/qu6MTWWF6FwpPSlGb4 BW4vJzYeurSL7nEzx8e+w5RqqxxsSf1r6nrMEpDdIlgaFMyya0RPnzNrC+tT0h5+r8OG 7NPtPoFlz3ZjCpKnM6wc7C6xPvGlbkRzUlNbw+7v4YvQjJi53d07cYm4A7YWiWS695K1 t1SBjnlgugjHor7er14RW2IdJw5RiyZLmoOmw9fwl2NbWTp8B7zx7ZTecQ0T2mgAXV4K d9ew== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d10si4107699pla.222.2018.12.03.13.33.00; Mon, 03 Dec 2018 13:33:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726293AbeLCVc6 (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:58 -0500 Received: from mail-ot1-f67.google.com ([209.85.210.67]:43126 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726245AbeLCVcy (ORCPT ); Mon, 3 Dec 2018 16:32:54 -0500 Received: by mail-ot1-f67.google.com with SMTP id a11so13091593otr.10; Mon, 03 Dec 2018 13:32:53 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=rQZ8kmJGiAe3meOL8n5CuJdjh4Pdt4Z51xZK+7KE3Xk=; b=tiDE8s8yEa7VjAySfKETJdR/X9yRIP7fESPgK4yqILmjD4BGAtT1x4wIhtOiSOMLuh w24gwTujZby+SitqQ6ka6un5PBGnpcEqz5rv0TLZaynNI6eN0O/UDJXcDdKwXD2yBHa2 UzYeiWbPzjpPGXuO8IAvL1t5tffKTJv19Ph0967Y0/hb95yCtSvwFivvVFZ8sLfG/TuX LLwe4tzIZElg9EFRyqX0ZxMhMXaBHYC1aNbsGniG34ofJ/KHKiDtBVFdLBRjguiwhUr5 /GdzQJwGVNOLU/L+bOAO8lfopXIUvp75tuBtX4bnUvhooZT4tGtF9qnq7E0oNc/KyT84 KA0g== X-Gm-Message-State: AA+aEWZyRz/MMk5W5c9rzaiO4p+IpkZAztcZYH038pj7ONvic86FLiKa UrIl41yR0MeJrSPJrQsv0lZTi9U= X-Received: by 2002:a9d:346:: with SMTP id 64mr11642597otv.90.1543872772572; Mon, 03 Dec 2018 13:32:52 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.51 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:51 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Andy Gross , David Brown , Mark Rutland Subject: [PATCH v2 22/34] dt-bindings: arm: Convert QCom board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:11 -0600 Message-Id: <20181203213223.16986-23-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert QCom SoC bindings to DT schema format using json-schema. Cc: Andy Gross Cc: David Brown Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/qcom.txt | 57 -------- .../devicetree/bindings/arm/qcom.yaml | 125 ++++++++++++++++++ 2 files changed, 125 insertions(+), 57 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/qcom.txt create mode 100644 Documentation/devicetree/bindings/arm/qcom.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/qcom.txt b/Documentation/devicetree/bindings/arm/qcom.txt deleted file mode 100644 index ee532e705d6c..000000000000 --- a/Documentation/devicetree/bindings/arm/qcom.txt +++ /dev/null @@ -1,57 +0,0 @@ -QCOM device tree bindings -------------------------- - -Some qcom based bootloaders identify the dtb blob based on a set of -device properties like SoC and platform and revisions of those components. -To support this scheme, we encode this information into the board compatible -string. - -Each board must specify a top-level board compatible string with the following -format: - - compatible = "qcom,[-][-]-[/][-]" - -The 'SoC' and 'board' elements are required. All other elements are optional. - -The 'SoC' element must be one of the following strings: - - apq8016 - apq8074 - apq8084 - apq8096 - msm8916 - msm8974 - msm8992 - msm8994 - msm8996 - mdm9615 - ipq8074 - sdm845 - -The 'board' element must be one of the following strings: - - cdp - liquid - dragonboard - mtp - sbc - hk01 - -The 'soc_version' and 'board_version' elements take the form of v. -where the minor number may be omitted when it's zero, i.e. v1.0 is the same -as v1. If all versions of the 'board_version' elements match, then a -wildcard '*' should be used, e.g. 'v*'. - -The 'foundry_id' and 'subtype' elements are one or more digits from 0 to 9. - -Examples: - - "qcom,msm8916-v1-cdp-pm8916-v2.1" - -A CDP board with an msm8916 SoC, version 1 paired with a pm8916 PMIC of version -2.1. - - "qcom,apq8074-v2.0-2-dragonboard/1-v0.1" - -A dragonboard board v0.1 of subtype 1 with an apq8074 SoC version 2, made in -foundry 2. diff --git a/Documentation/devicetree/bindings/arm/qcom.yaml b/Documentation/devicetree/bindings/arm/qcom.yaml new file mode 100644 index 000000000000..f6316ab66385 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/qcom.yaml @@ -0,0 +1,125 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/bindings/arm/qcom.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: QCOM device tree bindings + +maintainers: + - Stephen Boyd + +description: | + Some qcom based bootloaders identify the dtb blob based on a set of + device properties like SoC and platform and revisions of those components. + To support this scheme, we encode this information into the board compatible + string. + + Each board must specify a top-level board compatible string with the following + format: + + compatible = "qcom,[-][-]-[/][-]" + + The 'SoC' and 'board' elements are required. All other elements are optional. + + The 'SoC' element must be one of the following strings: + + apq8016 + apq8074 + apq8084 + apq8096 + msm8916 + msm8974 + msm8992 + msm8994 + msm8996 + mdm9615 + ipq8074 + sdm845 + + The 'board' element must be one of the following strings: + + cdp + liquid + dragonboard + mtp + sbc + hk01 + + The 'soc_version' and 'board_version' elements take the form of v. + where the minor number may be omitted when it's zero, i.e. v1.0 is the same + as v1. If all versions of the 'board_version' elements match, then a + wildcard '*' should be used, e.g. 'v*'. + + The 'foundry_id' and 'subtype' elements are one or more digits from 0 to 9. + + Examples: + + "qcom,msm8916-v1-cdp-pm8916-v2.1" + + A CDP board with an msm8916 SoC, version 1 paired with a pm8916 PMIC of version + 2.1. + + "qcom,apq8074-v2.0-2-dragonboard/1-v0.1" + + A dragonboard board v0.1 of subtype 1 with an apq8074 SoC version 2, made in + foundry 2. + +properties: + compatible: + oneOf: + - items: + - enum: + - qcom,apq8016-sbc + - const: qcom,apq8016 + + - items: + - enum: + - qcom,apq8064-cm-qs600 + - qcom,apq8064-ifc6410 + - const: qcom,apq8064 + + - items: + - enum: + - qcom,apq8074-dragonboard + - const: qcom,apq8074 + + - items: + - enum: + - qcom,apq8060-dragonboard + - qcom,msm8660-surf + - const: qcom,msm8660 + + - items: + - enum: + - qcom,apq8084-mtp + - qcom,apq8084-sbc + - const: qcom,apq8084 + + - items: + - enum: + - qcom,msm8960-cdp + - const: qcom,msm8960 + + - items: + - const: qcom,msm8916-mtp/1 + - const: qcom,msm8916-mtp + - const: qcom,msm8916 + + - items: + - const: qcom,msm8996-mtp + + - items: + - const: qcom,ipq4019 + + - items: + - enum: + - qcom,ipq8064-ap148 + - const: qcom,ipq8064 + + - items: + - enum: + - qcom,ipq8074-hk01 + - const: qcom,ipq8074 + +... From patchwork Mon Dec 3 21:32:12 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152755 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318220ljp; Mon, 3 Dec 2018 13:33:00 -0800 (PST) X-Google-Smtp-Source: AFSGD/XdyGsl9CW06ZEFmbxtHwJDMNwKuNvgQQRK64au0CwYv6TzZRkzYGOpmrCpClufRZKK39A/ X-Received: by 2002:a62:2044:: with SMTP id g65mr17361458pfg.127.1543872780220; Mon, 03 Dec 2018 13:33:00 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872780; cv=none; d=google.com; s=arc-20160816; b=wzJrHWaS2LoEeefT+j3dE60VAUC67rUBjWNZiJMnZptOus0CXu6aix/6R9z4Rwjaye kROMblbsO1qVLHEP3StW4c05EL5QA745KE/YAL/ZC2c2yCWyp0YqxwI++bs3Gl1J0ZFP SxR3+NkQuDWFbsbRFaTHOY0alZ3oyUkWf+LErCnmmx03Kf9hiB1ZqL4nmQC41Xh1SIKe RPXacyhb96uCG96E+AQUf61055JL0Q/JN3FFz4h84EkG633G5h9oJIFqEDTfDVSa5zi+ mpQSxQuf7ESJpaXy8nXZVENAaLqdyEkg7FpwSctGP79zIrz05DHZ1AfpUZHUHEESjjXm Hv0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=oC6xtxPGgX0vrAEYZdrzvcerpUBFv1AQjT/XCrxTgx0=; b=VG6qNHq6d/4KDVFJlcrJe8rCt9f3oOvnCBcrwBHF8up+o+W3gvJZ/QDujfXjiz1OQd PX9HuZEfKLgB+jvMZNQxBtiEudRd6e8nc8iYrkduYtKbZlKaOlFjW1rQBO05xzTMfaAy r9fid4pj1PQSJVlSCgS8kta7cGhmfolP3Ax80lmbEpBT3VP9xGL53TNdmzWR9zISwpR7 EIeNDrd6ydHPc7klf5EvVIWdm9V2HwJ6Xp5FrFXFu4ItLrQ7Z6FFXjviCW6R0DhLUIjR j+onnULP1bUeUTSX3qsR8wRKMOoLjUWIEtwl13QCFX5aggtr72N0Y8X3ONbkN0jEtapl n77w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d10si4107699pla.222.2018.12.03.13.32.59; Mon, 03 Dec 2018 13:33:00 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726280AbeLCVc6 (ORCPT + 32 others); Mon, 3 Dec 2018 16:32:58 -0500 Received: from mail-oi1-f193.google.com ([209.85.167.193]:37582 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726248AbeLCVcz (ORCPT ); Mon, 3 Dec 2018 16:32:55 -0500 Received: by mail-oi1-f193.google.com with SMTP id y23so12373680oia.4; Mon, 03 Dec 2018 13:32:54 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=oC6xtxPGgX0vrAEYZdrzvcerpUBFv1AQjT/XCrxTgx0=; b=gKJmNsEr77qWZ8VoS1P+H6WXgEEle0+MP5kMXxtL9G9dEnKojj6GRoZXJWNyQ+ZX7d UaD/AUBhsGYBLaAiaHvodrGrT+59KekZBUiwT5SAklv8jqfVh64GCo0y4e2/8hlBM0FX fVSwQfyGhbtfqGJi5/7w2D53qXmluY8HY7B7sztDCt4jA0/brl8qnWkU0jIXVFgEn8Bh twkkl8DYcYAvR/0fsU/Su8CAoKEolN+dgjRt8+VittM0fgjI+HAXdURGswHRexznpOsU fB2GliQTSrvPZ3zVOlnQnMjhN2HyjI3MtdtRJPuGtuvX4k/OsUHPj/NdWxv3Bvf+jT6T xxGw== X-Gm-Message-State: AA+aEWZvSopBTHTa8YxAY4kMCAhCTzGSmlibnw9L/rVTpxIrO0Rqp3tc mvb6N6DEv4qfZEaBZ81W6incS4k= X-Received: by 2002:aca:5b88:: with SMTP id p130mr10394553oib.96.1543872773873; Mon, 03 Dec 2018 13:32:53 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.52 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:53 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, =?utf-8?q?Andreas_F=C3=A4rber?= , Mark Rutland Subject: [PATCH v2 23/34] dt-bindings: arm: Convert Realtek board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:12 -0600 Message-Id: <20181203213223.16986-24-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Realtek SoC bindings to DT schema format using json-schema. Cc: "Andreas Färber" Cc: Mark Rutland Cc: linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/realtek.txt | 22 ------------------ .../devicetree/bindings/arm/realtek.yaml | 23 +++++++++++++++++++ 2 files changed, 23 insertions(+), 22 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/realtek.txt create mode 100644 Documentation/devicetree/bindings/arm/realtek.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/realtek.txt b/Documentation/devicetree/bindings/arm/realtek.txt deleted file mode 100644 index 95839e19ae92..000000000000 --- a/Documentation/devicetree/bindings/arm/realtek.txt +++ /dev/null @@ -1,22 +0,0 @@ -Realtek platforms device tree bindings --------------------------------------- - - -RTD1295 SoC -=========== - -Required root node properties: - - - compatible : must contain "realtek,rtd1295" - - -Root node property compatible must contain, depending on board: - - - MeLE V9: "mele,v9" - - ProBox2 AVA: "probox2,ava" - - Zidoo X9S: "zidoo,x9s" - - -Example: - - compatible = "zidoo,x9s", "realtek,rtd1295"; diff --git a/Documentation/devicetree/bindings/arm/realtek.yaml b/Documentation/devicetree/bindings/arm/realtek.yaml new file mode 100644 index 000000000000..84ee9b22ef7a --- /dev/null +++ b/Documentation/devicetree/bindings/arm/realtek.yaml @@ -0,0 +1,23 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/realtek.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Realtek platforms device tree bindings + +maintainers: + - Andreas Färber + +properties: + $nodename: + const: '/' + compatible: + # RTD1295 SoC based boards + items: + - enum: + - mele,v9 + - probox2,ava + - zidoo,x9s + - const: realtek,rtd1295 +... From patchwork Mon Dec 3 21:32:15 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152764 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318849ljp; Mon, 3 Dec 2018 13:33:40 -0800 (PST) X-Google-Smtp-Source: AFSGD/Xs3oovdlAE55MHv2HBiHCA3IxiKGverPsqc9ZdyNTLvlExh46CIKpnUpAEOKuZdJmYG/tN X-Received: by 2002:a17:902:45:: with SMTP id 63mr16802404pla.272.1543872819902; Mon, 03 Dec 2018 13:33:39 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872819; cv=none; d=google.com; s=arc-20160816; b=BSdRnb6lSxGnT/gftuTPCFTeA1IplsjtXXVkpCqJR09cfCQ+7yy/fV5wsKro2CMaqa ECGmhwJBPQLErlA39i9FxJy6T/zkr0nUay16DOaCrsfgZllaJx4F/admVicc1AvQZObq bEctLyrNZ+pQxgDMBApSoKVJLS1+u/j2klMCMHXx3+605Lr/RAnpUTG1ajMq87ZxGrfn iop2kSOC8fqBFLSNK6z4hpIxY+8ZACg7+W0hGQLrEUh4ANp5zEeNJMdyF3ekUvoYGtqh ugkwnMWliGoWmnW61kZBn5rmUtTLq1cExyG5qEjbwygKa0DVs1/k+uFO0j40MaZcNfDH Lnrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=RFNhrVaX0tcK7B5SDfm+gr2U6XZm1ep5FyiI36IZL/M=; b=HV5KTx78rhFLwFMqn7HrU+y9ExFAoGeihlkCyVnkt/ocINiRlZrGqIB+VQ5lN+Khcr Bx0kDtssS0MeOWlDDHtj+9yyqFf3akmc5xHE97yonPGLEpqG4Lzh9BtRnWAOFxF5/4vR Wm3PpMLt02lPiKuVa+thjdZQ2XxLvXvSyhYZAmR9ZSbgJBpUeJvOsw2xm8k9D6xlRFdZ oqtqz6V90JywXyiAdAifCuU4br4Pzqh9qaNhq6gtZRn+KMy7y0SliG5Vs+f1fo+5btX0 4C8v/7ujrIPvaW1/6EswX/vmLrl2Nxl2Yi1wulH25KE9CdSJKu9nr5Qz0At31p+9FkL1 fE8Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id k186si13862868pgc.576.2018.12.03.13.33.39; Mon, 03 Dec 2018 13:33:39 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726331AbeLCVdF (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:05 -0500 Received: from mail-oi1-f194.google.com ([209.85.167.194]:39834 "EHLO mail-oi1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726279AbeLCVc7 (ORCPT ); Mon, 3 Dec 2018 16:32:59 -0500 Received: by mail-oi1-f194.google.com with SMTP id i6so12348943oia.6; Mon, 03 Dec 2018 13:32:58 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=RFNhrVaX0tcK7B5SDfm+gr2U6XZm1ep5FyiI36IZL/M=; b=ZjAxjpxK0ctZXlhHuyKcQ3hBzpaANmZ+ETXrJ5VzgmN4ql4+TcZnvigObgAKyT8qjD qSNaKxWeoh2VqQlfz9B91wojdS6WbrKW+ULZKdVFe7FrLyZtkpRfoZLsqU1eHZcMD67k OawRIzKHc6zOR408f/lrvWrZz1y4+o8yLulTSIMI0VU6J72Stv3stG8vnmeRFfmZ+AZP V245eTA/X9c8lYcGpMEqJ+QYPVJ987daLR2mkHZKdJDHEvKx8ju178zhT/ApZJCSUurM W9vJ72E/GuFzl9GJtuEr6/MvgWN1/YCtJZP57/iTSCRyytMC7PfDOk+bunJA65n4BgwY 12mw== X-Gm-Message-State: AA+aEWaaFbV082qYDlTNM5yi0+hWhtj8phb4JUOd3V86x6krj437ZNAu MLkNbDKcWMRyBKW3NA30YpWEA9I= X-Received: by 2002:aca:a90f:: with SMTP id s15mr11316635oie.137.1543872777556; Mon, 03 Dec 2018 13:32:57 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:57 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Simon Horman , Magnus Damm , Mark Rutland , linux-renesas-soc@vger.kernel.org Subject: [PATCH v2 26/34] dt-bindings: arm: Convert Renesas board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:15 -0600 Message-Id: <20181203213223.16986-27-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Renesas SoC bindings to DT schema format using json-schema. Cc: Simon Horman Cc: Magnus Damm Cc: Mark Rutland Cc: linux-renesas-soc@vger.kernel.org Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/shmobile.txt | 151 ------------ .../devicetree/bindings/arm/shmobile.yaml | 218 ++++++++++++++++++ 2 files changed, 218 insertions(+), 151 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/shmobile.txt create mode 100644 Documentation/devicetree/bindings/arm/shmobile.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/shmobile.txt b/Documentation/devicetree/bindings/arm/shmobile.txt deleted file mode 100644 index 5f18ce9cdbb8..000000000000 --- a/Documentation/devicetree/bindings/arm/shmobile.txt +++ /dev/null @@ -1,151 +0,0 @@ -Renesas SH-Mobile, R-Mobile, and R-Car Platform Device Tree Bindings --------------------------------------------------------------------- - -SoCs: - - - Emma Mobile EV2 - compatible = "renesas,emev2" - - RZ/A1H (R7S72100) - compatible = "renesas,r7s72100" - - RZ/A2 (R7S9210) - compatible = "renesas,r7s9210" - - SH-Mobile AG5 (R8A73A00/SH73A0) - compatible = "renesas,sh73a0" - - R-Mobile APE6 (R8A73A40) - compatible = "renesas,r8a73a4" - - R-Mobile A1 (R8A77400) - compatible = "renesas,r8a7740" - - RZ/G1H (R8A77420) - compatible = "renesas,r8a7742" - - RZ/G1M (R8A77430) - compatible = "renesas,r8a7743" - - RZ/G1N (R8A77440) - compatible = "renesas,r8a7744" - - RZ/G1E (R8A77450) - compatible = "renesas,r8a7745" - - RZ/G1C (R8A77470) - compatible = "renesas,r8a77470" - - RZ/G2M (R8A774A1) - compatible = "renesas,r8a774a1" - - RZ/G2E (R8A774C0) - compatible = "renesas,r8a774c0" - - R-Car M1A (R8A77781) - compatible = "renesas,r8a7778" - - R-Car H1 (R8A77790) - compatible = "renesas,r8a7779" - - R-Car H2 (R8A77900) - compatible = "renesas,r8a7790" - - R-Car M2-W (R8A77910) - compatible = "renesas,r8a7791" - - R-Car V2H (R8A77920) - compatible = "renesas,r8a7792" - - R-Car M2-N (R8A77930) - compatible = "renesas,r8a7793" - - R-Car E2 (R8A77940) - compatible = "renesas,r8a7794" - - R-Car H3 (R8A77950) - compatible = "renesas,r8a7795" - - R-Car M3-W (R8A77960) - compatible = "renesas,r8a7796" - - R-Car M3-N (R8A77965) - compatible = "renesas,r8a77965" - - R-Car V3M (R8A77970) - compatible = "renesas,r8a77970" - - R-Car V3H (R8A77980) - compatible = "renesas,r8a77980" - - R-Car E3 (R8A77990) - compatible = "renesas,r8a77990" - - R-Car D3 (R8A77995) - compatible = "renesas,r8a77995" - - RZ/N1D (R9A06G032) - compatible = "renesas,r9a06g032" - -Boards: - - - Alt (RTP0RC7794SEB00010S) - compatible = "renesas,alt", "renesas,r8a7794" - - APE6-EVM - compatible = "renesas,ape6evm", "renesas,r8a73a4" - - Atmark Techno Armadillo-800 EVA - compatible = "renesas,armadillo800eva", "renesas,r8a7740" - - Blanche (RTP0RC7792SEB00010S) - compatible = "renesas,blanche", "renesas,r8a7792" - - BOCK-W - compatible = "renesas,bockw", "renesas,r8a7778" - - Condor (RTP0RC77980SEB0010SS/RTP0RC77980SEB0010SA01) - compatible = "renesas,condor", "renesas,r8a77980" - - Draak (RTP0RC77995SEB0010S) - compatible = "renesas,draak", "renesas,r8a77995" - - Eagle (RTP0RC77970SEB0010S) - compatible = "renesas,eagle", "renesas,r8a77970" - - Ebisu (RTP0RC77990SEB0010S) - compatible = "renesas,ebisu", "renesas,r8a77990" - - Genmai (RTK772100BC00000BR) - compatible = "renesas,genmai", "renesas,r7s72100" - - GR-Peach (X28A-M01-E/F) - compatible = "renesas,gr-peach", "renesas,r7s72100" - - Gose (RTP0RC7793SEB00010S) - compatible = "renesas,gose", "renesas,r8a7793" - - H3ULCB (R-Car Starter Kit Premier, RTP0RC7795SKBX0010SA00 (H3 ES1.1)) - H3ULCB (R-Car Starter Kit Premier, RTP0RC77951SKBX010SA00 (H3 ES2.0)) - compatible = "renesas,h3ulcb", "renesas,r8a7795" - - Henninger - compatible = "renesas,henninger", "renesas,r8a7791" - - iWave Systems RZ/G1C Single Board Computer (iW-RainboW-G23S) - compatible = "iwave,g23s", "renesas,r8a77470" - - iWave Systems RZ/G1E SODIMM SOM Development Platform (iW-RainboW-G22D) - compatible = "iwave,g22d", "iwave,g22m", "renesas,r8a7745" - - iWave Systems RZ/G1E SODIMM System On Module (iW-RainboW-G22M-SM) - compatible = "iwave,g22m", "renesas,r8a7745" - - iWave Systems RZ/G1M Qseven Development Platform (iW-RainboW-G20D-Qseven) - compatible = "iwave,g20d", "iwave,g20m", "renesas,r8a7743" - - iWave Systems RZ/G1M Qseven System On Module (iW-RainboW-G20M-Qseven) - compatible = "iwave,g20m", "renesas,r8a7743" - - Kingfisher (SBEV-RCAR-KF-M03) - compatible = "shimafuji,kingfisher" - - Koelsch (RTP0RC7791SEB00010S) - compatible = "renesas,koelsch", "renesas,r8a7791" - - Kyoto Microcomputer Co. KZM-A9-Dual - compatible = "renesas,kzm9d", "renesas,emev2" - - Kyoto Microcomputer Co. KZM-A9-GT - compatible = "renesas,kzm9g", "renesas,sh73a0" - - Lager (RTP0RC7790SEB00010S) - compatible = "renesas,lager", "renesas,r8a7790" - - M3ULCB (R-Car Starter Kit Pro, RTP0RC7796SKBX0010SA09 (M3 ES1.0)) - compatible = "renesas,m3ulcb", "renesas,r8a7796" - - M3NULCB (R-Car Starter Kit Pro, RTP0RC77965SKBX010SA00 (M3-N ES1.1)) - compatible = "renesas,m3nulcb", "renesas,r8a77965" - - Marzen (R0P7779A00010S) - compatible = "renesas,marzen", "renesas,r8a7779" - - Porter (M2-LCDP) - compatible = "renesas,porter", "renesas,r8a7791" - - RSKRZA1 (YR0K77210C000BE) - compatible = "renesas,rskrza1", "renesas,r7s72100" - - RZN1D-DB (RZ/N1D Demo Board for the RZ/N1D 400 pins package) - compatible = "renesas,rzn1d400-db", "renesas,r9a06g032" - - Salvator-X (RTP0RC7795SIPB0010S) - compatible = "renesas,salvator-x", "renesas,r8a7795" - - Salvator-X (RTP0RC7796SIPB0011S) - compatible = "renesas,salvator-x", "renesas,r8a7796" - - Salvator-X (RTP0RC7796SIPB0011S (M3-N)) - compatible = "renesas,salvator-x", "renesas,r8a77965" - - Salvator-XS (Salvator-X 2nd version, RTP0RC7795SIPB0012S) - compatible = "renesas,salvator-xs", "renesas,r8a7795" - - Salvator-XS (Salvator-X 2nd version, RTP0RC7796SIPB0012S) - compatible = "renesas,salvator-xs", "renesas,r8a7796" - - Salvator-XS (Salvator-X 2nd version, RTP0RC77965SIPB012S) - compatible = "renesas,salvator-xs", "renesas,r8a77965" - - SILK (RTP0RC7794LCB00011S) - compatible = "renesas,silk", "renesas,r8a7794" - - SK-RZG1E (YR8A77450S000BE) - compatible = "renesas,sk-rzg1e", "renesas,r8a7745" - - SK-RZG1M (YR8A77430S000BE) - compatible = "renesas,sk-rzg1m", "renesas,r8a7743" - - Stout (ADAS Starterkit, Y-R-CAR-ADAS-SKH2-BOARD) - compatible = "renesas,stout", "renesas,r8a7790" - - V3HSK (Y-ASK-RCAR-V3H-WS10) - compatible = "renesas,v3hsk", "renesas,r8a77980" - - V3MSK (Y-ASK-RCAR-V3M-WS10) - compatible = "renesas,v3msk", "renesas,r8a77970" - - Wheat (RTP0RC7792ASKB0000JE) - compatible = "renesas,wheat", "renesas,r8a7792" diff --git a/Documentation/devicetree/bindings/arm/shmobile.yaml b/Documentation/devicetree/bindings/arm/shmobile.yaml new file mode 100644 index 000000000000..bc2ad4539482 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/shmobile.yaml @@ -0,0 +1,218 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/shmobile.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Renesas SH-Mobile, R-Mobile, and R-Car Platform Device Tree Bindings + +maintainers: + - Geert Uytterhoeven + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - description: Emma Mobile EV2 + items: + - enum: + - renesas,kzm9d # Kyoto Microcomputer Co. KZM-A9-Dual + - const: renesas,emev2 + + - description: RZ/A1H (R7S72100) + items: + - enum: + - renesas,genmai # Genmai (RTK772100BC00000BR) + - renesas,gr-peach # GR-Peach (X28A-M01-E/F) + - renesas,rskrza1 # RSKRZA1 (YR0K77210C000BE) + - const: renesas,r7s72100 + + - description: RZ/A2 (R7S9210) + items: + - const: renesas,r7s9210 + + - description: SH-Mobile AG5 (R8A73A00/SH73A0) + items: + - enum: + - renesas,kzm9g # Kyoto Microcomputer Co. KZM-A9-GT + - const: renesas,sh73a0 + + - description: R-Mobile APE6 (R8A73A40) + items: + - enum: + - renesas,ape6evm + - const: renesas,r8a73a4 + + - description: R-Mobile A1 (R8A77400) + items: + - enum: + - renesas,armadillo800eva # Atmark Techno Armadillo-800 EVA + - const: renesas,r8a7740 + + - description: RZ/G1H (R8A77420) + items: + - const: renesas,r8a7742 + + - description: RZ/G1M (R8A77430) + items: + - enum: + # iWave Systems RZ/G1M Qseven Development Platform (iW-RainboW-G20D-Qseven) + - iwave,g20d + - const: iwave,g20m + - const: renesas,r8a7743 + + - items: + - enum: + # iWave Systems RZ/G1M Qseven System On Module (iW-RainboW-G20M-Qseven) + - iwave,g20m + - renesas,sk-rzg1m # SK-RZG1M (YR8A77430S000BE) + - const: renesas,r8a7743 + + - description: RZ/G1N (R8A77440) + items: + - const: renesas,r8a7744 + + - description: RZ/G1E (R8A77450) + items: + - enum: + - iwave,g22m # iWave Systems RZ/G1E SODIMM System On Module (iW-RainboW-G22M-SM) + - renesas,sk-rzg1e # SK-RZG1E (YR8A77450S000BE) + - const: renesas,r8a7745 + + - description: iWave Systems RZ/G1E SODIMM SOM Development Platform (iW-RainboW-G22D) + items: + - const: iwave,g22d + - const: iwave,g22m + - const: renesas,r8a7745 + + - description: RZ/G1C (R8A77470) + items: + - enum: + - iwave,g23s #iWave Systems RZ/G1C Single Board Computer (iW-RainboW-G23S) + - const: renesas,r8a77470 + + - description: RZ/G2M (R8A774A1) + items: + - const: renesas,r8a774a1 + + - description: RZ/G2E (R8A774C0) + items: + - const: renesas,r8a774c0 + + - description: R-Car M1A (R8A77781) + items: + - enum: + - renesas,bockw + - const: renesas,r8a7778 + + - description: R-Car H1 (R8A77790) + items: + - enum: + - renesas,marzen # Marzen (R0P7779A00010S) + - renesas,stout # Stout (ADAS Starterkit, Y-R-CAR-ADAS-SKH2-BOARD) + - const: renesas,r8a7779 + + - description: R-Car H2 (R8A77900) + items: + - enum: + - renesas,lager # Lager (RTP0RC7790SEB00010S) + - const: renesas,r8a7790 + + - description: R-Car M2-W (R8A77910) + items: + - enum: + - renesas,henninger + - renesas,koelsch # Koelsch (RTP0RC7791SEB00010S) + - renesas,porter # Porter (M2-LCDP) + - const: renesas,r8a7791 + + - description: R-Car V2H (R8A77920) + items: + - enum: + - renesas,blanche # Blanche (RTP0RC7792SEB00010S) + - renesas,wheat # Wheat (RTP0RC7792ASKB0000JE) + - const: renesas,r8a7792 + + - description: R-Car M2-N (R8A77930) + items: + - enum: + - renesas,gose # Gose (RTP0RC7793SEB00010S) + - const: renesas,r8a7793 + + - description: R-Car E2 (R8A77940) + items: + - enum: + - renesas,alt # Alt (RTP0RC7794SEB00010S) + - renesas,silk # SILK (RTP0RC7794LCB00011S) + - const: renesas,r8a7794 + + - description: R-Car H3 (R8A77950) + items: + - enum: + # H3ULCB (R-Car Starter Kit Premier, RTP0RC7795SKBX0010SA00 (H3 ES1.1)) + # H3ULCB (R-Car Starter Kit Premier, RTP0RC77951SKBX010SA00 (H3 ES2.0)) + - renesas,h3ulcb + - renesas,salvator-x # Salvator-X (RTP0RC7795SIPB0010S) + - renesas,salvator-xs # Salvator-XS (Salvator-X 2nd version, RTP0RC7795SIPB0012S) + - const: renesas,r8a7795 + + - description: R-Car M3-W (R8A77960) + items: + - enum: + - renesas,m3ulcb # M3ULCB (R-Car Starter Kit Pro, RTP0RC7796SKBX0010SA09 (M3 ES1.0)) + - renesas,salvator-x # Salvator-X (RTP0RC7796SIPB0011S) + - renesas,salvator-xs # Salvator-XS (Salvator-X 2nd version, RTP0RC7796SIPB0012S) + - const: renesas,r8a7796 + + - description: Kingfisher (SBEV-RCAR-KF-M03) + items: + - const: shimafuji,kingfisher + - enum: + - renesas,h3ulcb + - renesas,m3ulcb + - enum: + - renesas,r8a7795 + - renesas,r8a7796 + + - description: R-Car M3-N (R8A77965) + items: + - enum: + - renesas,m3nulcb # M3NULCB (R-Car Starter Kit Pro, RTP0RC77965SKBX010SA00 (M3-N ES1.1)) + - renesas,salvator-x # Salvator-X (RTP0RC7796SIPB0011S (M3-N)) + - renesas,salvator-xs # Salvator-XS (Salvator-X 2nd version, RTP0RC77965SIPB012S) + - const: renesas,r8a77965 + + - description: R-Car V3M (R8A77970) + items: + - enum: + - renesas,eagle # Eagle (RTP0RC77970SEB0010S) + - renesas,v3msk # V3MSK (Y-ASK-RCAR-V3M-WS10) + - const: renesas,r8a77970 + + - description: R-Car V3H (R8A77980) + items: + - enum: + - renesas,condor # Condor (RTP0RC77980SEB0010SS/RTP0RC77980SEB0010SA01) + - renesas,v3hsk # V3HSK (Y-ASK-RCAR-V3H-WS10) + - const: renesas,r8a77980 + + - description: R-Car E3 (R8A77990) + items: + - enum: + - renesas,ebisu # Ebisu (RTP0RC77990SEB0010S) + - const: renesas,r8a77990 + + - description: R-Car D3 (R8A77995) + items: + - enum: + - renesas,draak # Draak (RTP0RC77995SEB0010S) + - const: renesas,r8a77995 + + - description: RZ/N1D (R9A06G032) + items: + - enum: + - renesas,rzn1d400-db # RZN1D-DB (RZ/N1D Demo Board for the RZ/N1D 400 pins package) + - const: renesas,r9a06g032 + +... From patchwork Mon Dec 3 21:32:16 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152757 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318299ljp; Mon, 3 Dec 2018 13:33:04 -0800 (PST) X-Google-Smtp-Source: AFSGD/VUzL5vfrQYinvJiB0BCaHs1h8YcEnb1jXqKqPaRAoUlOnTpFcpbQzQxojKZs+rpNgwvYxV X-Received: by 2002:a17:902:280b:: with SMTP id e11mr17636207plb.269.1543872784340; Mon, 03 Dec 2018 13:33:04 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872784; cv=none; d=google.com; s=arc-20160816; b=BtSV0UtmvnJ/mFgQ0t2oGHmtAe8YIUdpTrAfk1ZUGJfhOOGzPzw3YNo+YHAtizu7Tr Nb6AuZLrbD/QSJXMTdYnMnD+a+5uE7FkPa1cUcjvBJ4Zqt5Q4lMWWHzYUA38ZQzv+jbW 84YV1vSXeQBi/k+0OUmFAYJsvSzBvazpzYGEeuVvZpfsr3fcgjWl8TcYm4XggSQMFs/4 mLU8gzjGk49b8rt3CJJxrCH38bLYNwe6o/v3pkN9tEEJbBZT8OMXL9XVrIHm79zj4OJE MDSehy1AcsqlAZEgOTqDVKm4TDFhcO0RFy9KBFmA14DekH1V+LXRkcT213zvJvW0TBKP YOCQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=A1DZ7qanLgT6TNvZv+UGgnb7e+rg6Vx6EWDRxaGp6rc=; b=sfYqFxJ4M6jx2Da9vQycwMiuKJtvLV64FafbepCBbskVQHJiRJNk8wSH/XnqhyOPbd Nh3SHNr0iO2CZxbkObcZxY8OMhskIESC2dWfg8dwmcwDzJn+O8gK3fVAargs/oxjjapM kWTexZFPnkyll/lf6zt4Bya8EmV6yULadmt6npjI7c3XJ2n9qAaTAc1nt5LfCfQmkEiK d/NZnhyqNKX3LUd9yGQT1np/LXp4DhRA92yMRvL987PFqM5xYdh0WvjqAsJCHZ3va8Uk zWqXb3zToZgrUNuSBzX0iTgiPaRz+rrs1BQ91S/jMi8F+xy8bfnqCJAFPi4eWm0+RJxX TQXw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id d10si4107699pla.222.2018.12.03.13.33.03; Mon, 03 Dec 2018 13:33:04 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726313AbeLCVdD (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:03 -0500 Received: from mail-oi1-f196.google.com ([209.85.167.196]:45022 "EHLO mail-oi1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726245AbeLCVdA (ORCPT ); Mon, 3 Dec 2018 16:33:00 -0500 Received: by mail-oi1-f196.google.com with SMTP id m6so12331657oig.11; Mon, 03 Dec 2018 13:32:59 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=A1DZ7qanLgT6TNvZv+UGgnb7e+rg6Vx6EWDRxaGp6rc=; b=XJyokh6UyO3Z7H3zIL5JJPETVQv72y8E6dMhtVmASwHoGy57HeMn9P3PnCHkPoH789 Gq3K3zM2IEnF2mtBNUfwXjiPFzmPuMeEi8DepkslbpP7xycPms2f7t+r7a+xp5cDhapZ c030bjL5w39QCuHH25kFrcUS5a+RspXWQG3Y9jrMDyLWhG0jTPy5qwuveazV2w11Ceqr 43+Cec15WjFZdpgcEueZk8tC4b7yojYASFzU+IRZ8m41Tg7nkA8IvjlpRI3H4DiJrD1q vpAdWF0xBNq19utBjTPhzj+uA74HWTZKUv5Mj3AGjkUTtW2dUmakldy4ol7HitPx3Szc meHw== X-Gm-Message-State: AA+aEWbwbXEW9QYDzPAZNyBZtUx80rX8iS9D4n6ZMVb6YVlrbajTnASs uKHiwqfS0UOwKUcW15xtITrxlDw= X-Received: by 2002:aca:d00a:: with SMTP id h10mr10413699oig.316.1543872778504; Mon, 03 Dec 2018 13:32:58 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.57 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:57 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Barry Song Subject: [PATCH v2 27/34] dt-bindings: arm: Convert CSR SiRF board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:16 -0600 Message-Id: <20181203213223.16986-28-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert CSR SiRF SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Barry Song Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/sirf.txt | 11 -------- .../devicetree/bindings/arm/sirf.yaml | 27 +++++++++++++++++++ 2 files changed, 27 insertions(+), 11 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/sirf.txt create mode 100644 Documentation/devicetree/bindings/arm/sirf.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/sirf.txt b/Documentation/devicetree/bindings/arm/sirf.txt deleted file mode 100644 index 7b28ee6fee91..000000000000 --- a/Documentation/devicetree/bindings/arm/sirf.txt +++ /dev/null @@ -1,11 +0,0 @@ -CSR SiRFprimaII and SiRFmarco device tree bindings. -======================================== - -Required root node properties: - - compatible: - - "sirf,atlas6-cb" : atlas6 "cb" evaluation board - - "sirf,atlas6" : atlas6 device based board - - "sirf,atlas7-cb" : atlas7 "cb" evaluation board - - "sirf,atlas7" : atlas7 device based board - - "sirf,prima2-cb" : prima2 "cb" evaluation board - - "sirf,prima2" : prima2 device based board diff --git a/Documentation/devicetree/bindings/arm/sirf.yaml b/Documentation/devicetree/bindings/arm/sirf.yaml new file mode 100644 index 000000000000..0b597032c923 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/sirf.yaml @@ -0,0 +1,27 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/sirf.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: CSR SiRFprimaII and SiRFmarco device tree bindings. + +maintainers: + - Binghua Duan + - Barry Song + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - const: sirf,atlas6-cb + - const: sirf,atlas6 + - items: + - const: sirf,atlas7-cb + - const: sirf,atlas7 + - items: + - const: sirf,prima2-cb + - const: sirf,prima2 +... From patchwork Mon Dec 3 21:32:17 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152762 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318660ljp; Mon, 3 Dec 2018 13:33:30 -0800 (PST) X-Google-Smtp-Source: AFSGD/UYjRoqEhAKh4tdyNTdvdnWKsJdUfHI5cn6kZGUN6W+bFEY8PLyVKSxhcBqWQgP/nHNrbE0 X-Received: by 2002:a17:902:7d90:: with SMTP id a16mr8348015plm.249.1543872810131; Mon, 03 Dec 2018 13:33:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872810; cv=none; d=google.com; s=arc-20160816; b=ODuN+RE8c9vzFtHLwCWT6onjL6BK+voUXfnnaVJuAgbBaNylMxsy6dXLtA+ZBTWW+X HFexfx/b6jsm3A4dcYNFCKzkrZ6K/AB8aIuvT8OFbHvz7rlbf2m+kpceNy+hayHmgJfN ORW/ZV+/dpXj7w0scHMe2jrGQqMWoFmvEs+arzY9l/XWDP0jHIzOSrkSESLMCnrntYjw gGxhghrmPKnTDRsXtrrDV1QJNcPqEDcET7EbcpC6i4eISEAuXmablhRQ9SH8NKlcUL0I Cr8xbPNqNpNMASQZ9JIBc8JYfOC2O/9lv14yulltaFRBhRFlst/AwazWiOa1RuBVFlY/ g2tA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=C1hs7k72LLb2iEWqMGzdoCfupHeBs/tEkAC6k/rFIiI=; b=wLP7e6gZ7bbO6p7sog0nvmiCeG3ksJ6tld9cG4UNkYdOrPIzuEd3YokhvDL/sQanYx ABc3xMnipzElaT0H05z2SfmVW+xPQNnf/pXcBqKdU1r6rC1jT9n0fYuFfR6CtIzUZ2Iu 5QFHFLBMRaWD1ftxrBJhKfZ+WWqD5hX4nna7xHyU/KlxKcWx48jhvKW8bLKtgrNMo2dt t75e0sZhRA/KL+IfvKnE4m7Ocrxs1oNglSwDqy8236hqTTy8A/IogyufJVLDoWFnBiNc gzCsb2iml7JvLTxaLdECCZpFBfv7JhSFdEeLG8mZzXItw0OpOSHVQThZZFUNJgQd0nWb H+2w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id u184si13883506pgd.262.2018.12.03.13.33.29; Mon, 03 Dec 2018 13:33:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726349AbeLCVdH (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:07 -0500 Received: from mail-oi1-f195.google.com ([209.85.167.195]:43606 "EHLO mail-oi1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726294AbeLCVdA (ORCPT ); Mon, 3 Dec 2018 16:33:00 -0500 Received: by mail-oi1-f195.google.com with SMTP id u18so12339679oie.10; Mon, 03 Dec 2018 13:33:00 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=C1hs7k72LLb2iEWqMGzdoCfupHeBs/tEkAC6k/rFIiI=; b=ltjaPr1tnhcNCcwcjkMa1pdl0aw1AyY7EpHvr2vd0svkFnI9c0M0NLtDRLfcPQI2Yb 0GnyD/Dv69rjBqO0EdOIhmPyGuc/PY1Go/KSokTBgHHr2zwuDLw05tJKg3APTLhennQf HwrxD3wbsgTXXZ+P0EFHC2/EO3RfZQ/ByOts8P8sjylqosxTXxWUWqeYKvJQWrSMcKxo pfe7dgsidmF2zIwitcsOwXvc888Zjh7JxnsgJfW+M7TnkqZCEmQUOkavrudXAW6gtNKn +SaQZprqgKDaUrpipgcoVEW0I/i4SQy5cEDCMfksFHPtD3JEHUsH0JTDocmqH5351fy8 scUQ== X-Gm-Message-State: AA+aEWZh88XkWswKRDK9+d3tHCapObsm+zJpkB3xqKRgyPbPJXliBU9M bK6qPiI3uwZrKzMDFMstDxj0F/M= X-Received: by 2002:aca:c186:: with SMTP id r128mr11603786oif.52.1543872779723; Mon, 03 Dec 2018 13:32:59 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.58 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:32:58 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Viresh Kumar , Shiraz Hashim , Mark Rutland Subject: [PATCH v2 28/34] dt-bindings: arm: Convert SPEAr board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:17 -0600 Message-Id: <20181203213223.16986-29-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert SPEAr SoC bindings to DT schema format using json-schema. Cc: Viresh Kumar Cc: Shiraz Hashim Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/spear.txt | 26 ------------------- .../devicetree/bindings/arm/spear.yaml | 25 ++++++++++++++++++ 2 files changed, 25 insertions(+), 26 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/spear.txt create mode 100644 Documentation/devicetree/bindings/arm/spear.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/spear.txt b/Documentation/devicetree/bindings/arm/spear.txt deleted file mode 100644 index 0d42949df6c2..000000000000 --- a/Documentation/devicetree/bindings/arm/spear.txt +++ /dev/null @@ -1,26 +0,0 @@ -ST SPEAr Platforms Device Tree Bindings ---------------------------------------- - -Boards with the ST SPEAr600 SoC shall have the following properties: -Required root node property: -compatible = "st,spear600"; - -Boards with the ST SPEAr300 SoC shall have the following properties: -Required root node property: -compatible = "st,spear300"; - -Boards with the ST SPEAr310 SoC shall have the following properties: -Required root node property: -compatible = "st,spear310"; - -Boards with the ST SPEAr320 SoC shall have the following properties: -Required root node property: -compatible = "st,spear320"; - -Boards with the ST SPEAr1310 SoC shall have the following properties: -Required root node property: -compatible = "st,spear1310"; - -Boards with the ST SPEAr1340 SoC shall have the following properties: -Required root node property: -compatible = "st,spear1340"; diff --git a/Documentation/devicetree/bindings/arm/spear.yaml b/Documentation/devicetree/bindings/arm/spear.yaml new file mode 100644 index 000000000000..f6ec731c9531 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/spear.yaml @@ -0,0 +1,25 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/spear.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ST SPEAr Platforms Device Tree Bindings + +maintainers: + - Viresh Kumar + - Stefan Roese + +properties: + $nodename: + const: '/' + compatible: + items: + - enum: + - st,spear600 + - st,spear300 + - st,spear310 + - st,spear320 + - st,spear1310 + - st,spear1340 +... From patchwork Mon Dec 3 21:32:18 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152759 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318375ljp; Mon, 3 Dec 2018 13:33:10 -0800 (PST) X-Google-Smtp-Source: AFSGD/XsFIMxLz5XvTDcRzDWzmdYG7QrgKjG4mznRNdcWuOQZwykgN9eOnISj74lUK25J5r3uwSQ X-Received: by 2002:a63:5a57:: with SMTP id k23mr14510924pgm.5.1543872790468; Mon, 03 Dec 2018 13:33:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872790; cv=none; d=google.com; s=arc-20160816; b=eRx2ll6M7anb5WkDKBJITSMgushyXv93P1TLcGAjWZWzFjIyANxmauzPE2uOpYsNAE TCGT/Bq+f3Z/MhA6xHPtFyLK0vx/wsPLvnR6Jc6OpN4d0t4ngZz1BAebNsodVtSdZDWF YD2ngAfFt5+THh2obFSfD/JOILgE0FQMDtXJWMNQnkgIV47M5m74tcrXUn8xazwk/SeV 1RkRhHH1RHiWaK0UtqD7NwQueVVU/BMgL4sy6D7ywQegdwiaVyO5Yiptm0RVxF3ILHNi SKA/IcHXWNOyfIeUw2gr7aX++mHziVcgejm+76KGkQRbWJRzOMp8P0EBF0O7kt7BT2rp 7YiQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=8cE1v9dL0zvH+rxZgt//TElW5sNm8BLRK/4XdbU5h9c=; b=lxFSTOU/+gZawrW+ucVYa62g5JMLxlCmAOmjgT+xJlYcrhpcAF9XwfutlBhPyxZOHn eM7+ZCGKk62V34QT+DS4q4cK32/hQAsL7kqJwQQDcrSm2TSmI1Kcx9wyZKg9xYoY2Sac jp+il0EA9HKy21nFSIKuFg0INBhZGxEbaRF8QNVj13CiBKvNu6LVR21VYn6bm1KcDNKW ZLCmSzBlnLlmEB2MIL+dDN8MT6dbDz3bDHAgptGn3gpFAIXaxbjlOl9uNo1f/rJAqJUS FiCukl8p7mkx/T6nRtwgjBXz9xDaZNsZdTunA78+sIZvFsgfK1II8l87PkNN4cLM3+9v 70NA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h20si12910802pgm.366.2018.12.03.13.33.09; Mon, 03 Dec 2018 13:33:10 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726361AbeLCVdI (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:08 -0500 Received: from mail-ot1-f67.google.com ([209.85.210.67]:41166 "EHLO mail-ot1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726305AbeLCVdD (ORCPT ); Mon, 3 Dec 2018 16:33:03 -0500 Received: by mail-ot1-f67.google.com with SMTP id u16so13121893otk.8; Mon, 03 Dec 2018 13:33:01 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=8cE1v9dL0zvH+rxZgt//TElW5sNm8BLRK/4XdbU5h9c=; b=B6eGs1O3R/TJMZn8kJK78ndHRkkl1ocU+k+WwrbqMJEH96N2FEdeLnHeed38rEieTW 8swVY/X7mreDmllATsaKmgMB2afOgGjY0o8K9NNqm8lGVdcn/rf5zKZqT6luIIa9u11O 9VDBIg71Rrk8hx6IdCi5CeGtfBfh/kwD49ZdEAlC1gTIiIm21QVU0HkFJvig38du+2kD bApeU+bbM/w5DBrL1qhwfnRtr0k60A+VPCA9R8ZO/INUIgdXYoJ2SbQORloFfKtBp3lJ otnxSLyIqcmHAj44AX4xdO2spxAHH95f6xD1g8TiEpBadL5HKmToK5C1dWNiqacQgzV/ kUiQ== X-Gm-Message-State: AA+aEWYhYIpKBgtNKYWlroPVzaCW9rZW0UCK2gAXNNuMjz9zEAa68dTI r/oHPRSn+sykS3D7CsPUzk4nw/Q= X-Received: by 2002:a9d:784a:: with SMTP id c10mr11686907otm.175.1543872780957; Mon, 03 Dec 2018 13:33:00 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.32.59 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:33:00 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Patrice Chotard , Mark Rutland Subject: [PATCH v2 29/34] dt-bindings: arm: Convert ST STi board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:18 -0600 Message-Id: <20181203213223.16986-30-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert ST STi SoC bindings to DT schema format using json-schema. Cc: Patrice Chotard Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- Documentation/devicetree/bindings/arm/sti.txt | 23 ------------------- .../devicetree/bindings/arm/sti.yaml | 23 +++++++++++++++++++ 2 files changed, 23 insertions(+), 23 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/sti.txt create mode 100644 Documentation/devicetree/bindings/arm/sti.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/sti.txt b/Documentation/devicetree/bindings/arm/sti.txt deleted file mode 100644 index 8d27f6b084c7..000000000000 --- a/Documentation/devicetree/bindings/arm/sti.txt +++ /dev/null @@ -1,23 +0,0 @@ -ST STi Platforms Device Tree Bindings ---------------------------------------- - -Boards with the ST STiH415 SoC shall have the following properties: -Required root node property: -compatible = "st,stih415"; - -Boards with the ST STiH416 SoC shall have the following properties: -Required root node property: -compatible = "st,stih416"; - -Boards with the ST STiH407 SoC shall have the following properties: -Required root node property: -compatible = "st,stih407"; - -Boards with the ST STiH410 SoC shall have the following properties: -Required root node property: -compatible = "st,stih410"; - -Boards with the ST STiH418 SoC shall have the following properties: -Required root node property: -compatible = "st,stih418"; - diff --git a/Documentation/devicetree/bindings/arm/sti.yaml b/Documentation/devicetree/bindings/arm/sti.yaml new file mode 100644 index 000000000000..47f9b8eebaa0 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/sti.yaml @@ -0,0 +1,23 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/sti.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ST STi Platforms Device Tree Bindings + +maintainers: + - Patrice Chotard + +properties: + $nodename: + const: '/' + compatible: + items: + - enum: + - st,stih415 + - st,stih416 + - st,stih407 + - st,stih410 + - st,stih418 +... From patchwork Mon Dec 3 21:32:19 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152765 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318919ljp; Mon, 3 Dec 2018 13:33:45 -0800 (PST) X-Google-Smtp-Source: AFSGD/Vrcnwd3wyBcrpsj0am9oXOFdosHAK+ylQvJsZnYZ5cAtwsoGdzowiKCaMUNSIBs3ZrAkBn X-Received: by 2002:a17:902:c85:: with SMTP id 5mr17768353plt.339.1543872825307; Mon, 03 Dec 2018 13:33:45 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872825; cv=none; d=google.com; s=arc-20160816; b=f47FEm3yk/z2Dde3XAvXh8CWb54s2XV/HesujVg1Rs8sJJGXuQs+pn3wekfpnui5s6 rzzxMHJ551y7IZ3Tr9lyjYQ7coo5yTLZL+KG7U54riZ6azQGT/cFxuRjBka7sXAw4yCO 94LLDJioK5rf2v6WEEgHsynfWg/AiBUpmjNJ32A8lVE2Irt45g9n1wP7lxLVuBnn7Ovq gub+p4YAiSlFAE6CMo6XuvkJ/wFl9UBEjL7MvZrwBzv55AmwcCciDfP05dhLl89UpI+X radw2mBYR/Dxrk5RCGQagd1t6V+G6d/towGD3Rvbzimb0Pa/rn/lMudoluvSFNZyPbaa Vf4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=aP/9dUo4g9hl89aQ4HR1/ZsNrOfnag/55wppWEa93Hs=; b=FRHTN+AZ0MZyUJAzKozH5diBuBdh6jGpQRQM/ky3MCkBGlWBe5PdoMYpH9LaB9z7r/ vVvzCgLJ62yu5pdE/pwfj71WE+HCqJdz6KxIYzguYU5xLMKVdpXGujvHoAaEvCcAeqjl Zj8kE3D2kdQAi+i6kNF4eyArBh9s0vYJCQvpI3Gg8Ig8EIWSCRICMIa2i8UgfwVc5oQL QxtLRnYHukhESMqz2i4YmPZWlua4V9HvlyLeTrkNuRpp46sy3TBJ6PJAhg4wkZjhdoTL vOoRP/AZdMs7xAsH8mYxvLkixikFMfE6ekMO9ANbNzkOqDNTKRg73cmR4zesI9Hc6Flt 17rA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r6si15503592pli.248.2018.12.03.13.33.45; Mon, 03 Dec 2018 13:33:45 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726421AbeLCVdn (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:43 -0500 Received: from mail-oi1-f194.google.com ([209.85.167.194]:47059 "EHLO mail-oi1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726310AbeLCVdD (ORCPT ); Mon, 3 Dec 2018 16:33:03 -0500 Received: by mail-oi1-f194.google.com with SMTP id x202so12313592oif.13; Mon, 03 Dec 2018 13:33:02 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=aP/9dUo4g9hl89aQ4HR1/ZsNrOfnag/55wppWEa93Hs=; b=cee/b7UCgHSxbPMU6w1R3newK/V8mnhcTeReO7YaK/VDYvrsLEds8a9u66winoWHmR lDur41iMDKf91Um2By/t05hasDN4Bv4jHdCDpBdOCZmKuK4QrCFqXTDB1b9qntw3RljN llsuw1pRFmGfHmlTOK3i2Vd7jxZ/KHeSc3U34+ek2ey4jLKdgGcFBag8dhs6V+bDi78a e1cUEi2SM16LaFG2uiYNW9gnh9uDsx931fglE6l7kWVhm5yPLX5yjgCaF0kRkq4ToHE0 nbi3BjNPxqIVRaApGFjlKhUT4JP70L7negdDqqQDkHNGH8yzbw7uTN9vNoQoQzQ++lY5 M3/w== X-Gm-Message-State: AA+aEWb00NzMorpUN7QEcwDQLy6tr1U0EVUkRNbAwq/SOMPCI6+BLYpu /rpPydGHOFb1ekDo4s4SAJKcqL8= X-Received: by 2002:aca:ad53:: with SMTP id w80mr10279520oie.148.1543872782048; Mon, 03 Dec 2018 13:33:02 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.33.00 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:33:01 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Thierry Reding , Jonathan Hunter , linux-tegra@vger.kernel.org Subject: [PATCH v2 30/34] dt-bindings: arm: Convert Tegra board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:19 -0600 Message-Id: <20181203213223.16986-31-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Tegra SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Thierry Reding Cc: Jonathan Hunter Cc: devicetree@vger.kernel.org Cc: linux-tegra@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/tegra.txt | 65 ----------- .../devicetree/bindings/arm/tegra.yaml | 101 ++++++++++++++++++ 2 files changed, 101 insertions(+), 65 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/tegra.txt create mode 100644 Documentation/devicetree/bindings/arm/tegra.yaml -- 2.19.1 Acked-by: Thierry Reding diff --git a/Documentation/devicetree/bindings/arm/tegra.txt b/Documentation/devicetree/bindings/arm/tegra.txt deleted file mode 100644 index c59b15f64346..000000000000 --- a/Documentation/devicetree/bindings/arm/tegra.txt +++ /dev/null @@ -1,65 +0,0 @@ -NVIDIA Tegra device tree bindings -------------------------------------------- - -SoCs -------------------------------------------- - -Each device tree must specify which Tegra SoC it uses, using one of the -following compatible values: - - nvidia,tegra20 - nvidia,tegra30 - nvidia,tegra114 - nvidia,tegra124 - nvidia,tegra132 - nvidia,tegra210 - nvidia,tegra186 - nvidia,tegra194 - -Boards -------------------------------------------- - -Each device tree must specify which one or more of the following -board-specific compatible values: - - ad,medcom-wide - ad,plutux - ad,tamonten - ad,tec - compal,paz00 - compulab,trimslice - nvidia,beaver - nvidia,cardhu - nvidia,cardhu-a02 - nvidia,cardhu-a04 - nvidia,dalmore - nvidia,harmony - nvidia,jetson-tk1 - nvidia,norrin - nvidia,p2371-0000 - nvidia,p2371-2180 - nvidia,p2571 - nvidia,p2771-0000 - nvidia,p2972-0000 - nvidia,roth - nvidia,seaboard - nvidia,tn7 - nvidia,ventana - toradex,apalis_t30 - toradex,apalis_t30-eval - toradex,apalis_t30-v1.1 - toradex,apalis_t30-v1.1-eval - toradex,apalis-tk1 - toradex,apalis-tk1-eval - toradex,apalis-tk1-v1.2 - toradex,apalis-tk1-v1.2-eval - toradex,colibri_t20 - toradex,colibri_t20-eval-v3 - toradex,colibri_t20-iris - toradex,colibri_t30 - toradex,colibri_t30-eval-v3 - -Trusted Foundations -------------------------------------------- -Tegra supports the Trusted Foundation secure monitor. See the -"tlm,trusted-foundations" binding's documentation for more details. diff --git a/Documentation/devicetree/bindings/arm/tegra.yaml b/Documentation/devicetree/bindings/arm/tegra.yaml new file mode 100644 index 000000000000..66493892ffc1 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/tegra.yaml @@ -0,0 +1,101 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/tegra.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: NVIDIA Tegra device tree bindings + +maintainers: + - Marcel Ziswiler + - Peter De Schrijver + +properties: + compatible: + oneOf: + - items: + - enum: + - compal,paz00 + - compulab,trimslice + - nvidia,harmony + - nvidia,seaboard + - nvidia,ventana + - const: nvidia,tegra20 + - items: + - enum: + - ad,medcom-wide + - ad,plutux + - ad,tec + - const: ad,tamonten + - const: nvidia,tegra20 + - items: + - enum: + - toradex,colibri_t20-eval-v3 + - toradex,colibri_t20-iris + - const: toradex,colibri_t20 + - const: nvidia,tegra20 + - items: + - enum: + - nvidia,beaver + - const: nvidia,tegra30 + - items: + - enum: + - nvidia,cardhu-a02 + - nvidia,cardhu-a04 + - const: nvidia,cardhu + - const: nvidia,tegra30 + - items: + - const: toradex,apalis_t30-eval + - const: toradex,apalis_t30 + - const: nvidia,tegra30 + - items: + - const: toradex,apalis_t30-eval-v1.1 + - const: toradex,apalis_t30-eval + - const: toradex,apalis_t30-v1.1 + - const: toradex,apalis_t30 + - const: nvidia,tegra30 + - items: + - enum: + - toradex,colibri_t30-eval-v3 + - const: toradex,colibri_t30 + - const: nvidia,tegra30 + - items: + - enum: + - nvidia,dalmore + - nvidia,roth + - nvidia,tn7 + - const: nvidia,tegra114 + - items: + - enum: + - nvidia,jetson-tk1 + - nvidia,venice2 + - const: nvidia,tegra124 + - items: + - const: toradex,apalis-tk1-eval + - const: toradex,apalis-tk1 + - const: nvidia,tegra124 + - items: + - const: toradex,apalis-tk1-v1.2-eval + - const: toradex,apalis-tk1-eval + - const: toradex,apalis-tk1-v1.2 + - const: toradex,apalis-tk1 + - const: nvidia,tegra124 + - items: + - enum: + - nvidia,norrin + - const: nvidia,tegra132 + - const: nvidia,tegra124 + - items: + - enum: + - nvidia,p2371-0000 + - nvidia,p2371-2180 + - nvidia,p2571 + - const: nvidia,tegra210 + - items: + - enum: + - nvidia,p2771-0000 + - const: nvidia,tegra186 + - items: + - enum: + - nvidia,p2972-0000 + - const: nvidia,tegra194 From patchwork Mon Dec 3 21:32:20 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152758 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318384ljp; Mon, 3 Dec 2018 13:33:11 -0800 (PST) X-Google-Smtp-Source: AFSGD/WxK1mBVyRCidtHN4DB2+9OPZ/qR5trHCfBWwyMyNORQomdZ8VUBw2VG7g7doMsfDzOA/pb X-Received: by 2002:a65:57cb:: with SMTP id q11mr14702442pgr.60.1543872791139; Mon, 03 Dec 2018 13:33:11 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872791; cv=none; d=google.com; s=arc-20160816; b=las+ytvskSzj6MBAKgBG35KHFdYU7XprE4BSWE4j54xGAXBrLyuSrCdBhH5OUnYaJr TVeiVBRLnnBmcWTgeGXuT5Djv61BCkcj1DHWmisuUsYIh17jGv4rdqqpqq3BiZOqH88w PbnOnwF27wU5mDOx4iOLGwCq4n2Qr7rwo9SH9YFQ6ncI9Z8aXI8DHZkAhcDxX45Hy8wX t3KDZY4otO9tLVnSp6mV+s4LE6FzBDzbwMKWo455zTqVKtDnpIUtBWPoJ7qvSjNcVItZ Xvto91whaVZ/FxjBY9mpILuJmG0kmZq29u3DS5KiicEcLo3cfX4wnf4f8wx1m+JWggmf flxg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=KeZnuus+ZQpEVnlN+wmNEXJ5n6BcAmDK+P7WR/GWygk=; b=KOfjYvv4tQVoWmYNRLVlmo8kGqGuFAnZ3rgvsVwvAYNDxE40fESoVax8hhoMkmShGd HfTEzu9HyMQ3FfAeRjISwMjqW9iWJOpRQnZSBqmM+e45Xt8q/prpescFRFUlAdkDTcsb XvCOLI49Ao0ZznNO4zQyj4gOHchUeqAKe1aKgxw0GCo4FDedJ04eUI3zIgUkxZYAvtN/ zTfAUO+OwMNyuLba8KJFdFpd1bQd1LD38C9kgkOEADFm50Wifh7UkhMsBOhDfsMVd2Td DMoI2Q8ROPUnATGW6ibuytF1CCyHoHve3g7QZdAL+qeg7UcwzTkrqahE8saIOhcqF35P QAbA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id h20si12910802pgm.366.2018.12.03.13.33.10; Mon, 03 Dec 2018 13:33:11 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726375AbeLCVdI (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:08 -0500 Received: from mail-ot1-f65.google.com ([209.85.210.65]:34967 "EHLO mail-ot1-f65.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726321AbeLCVdE (ORCPT ); Mon, 3 Dec 2018 16:33:04 -0500 Received: by mail-ot1-f65.google.com with SMTP id 81so13148654otj.2; Mon, 03 Dec 2018 13:33:03 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=KeZnuus+ZQpEVnlN+wmNEXJ5n6BcAmDK+P7WR/GWygk=; b=EuXBYTNbjNCtB27jXwATxpXynPWMNxo1QPdaPkDYvf6f007+2GyBVa7sOnK39gqA4L zIXYNMWp5ZzEjK16H+aiDLTwZaKY3zHzPtn7rH/Mcxp6ZbJWqmdZyT+9ac8T5ocynsQt C4UzLTQ0GoYw1QI/38UIv59+/NpBRz2ScvshSMPw5/nmJuPBvAl/uHQ4/rlsixMTPDPX kcN+vUzkyEniYR+9L0Azy+xvmnAvDAAnVn7qG3cqkLE7cQEuBVScKafbic1TZkF6pcZ4 thUHYx74PCwvKRxMpnuNGfbZg8u9qiwrHq9rgSOg38C/9SjJd4YlwZDq/K9HuFwPuCc4 YsjQ== X-Gm-Message-State: AA+aEWZhqbxY7mNeygRbGRmQLTTVMXkya8XMySunrIR0iJ+KpCf698az tatV8UVud/xWAmeikHV5LvaA9AA= X-Received: by 2002:a9d:439d:: with SMTP id t29mr11843807ote.284.1543872783148; Mon, 03 Dec 2018 13:33:03 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.33.02 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:33:02 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Tony Prisk , Mark Rutland Subject: [PATCH v2 31/34] dt-bindings: arm: Convert VIA board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:20 -0600 Message-Id: <20181203213223.16986-32-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert VIA SoC bindings to DT schema format using json-schema. Cc: Tony Prisk Cc: Mark Rutland Cc: devicetree@vger.kernel.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/vt8500.txt | 22 ------------------ .../devicetree/bindings/arm/vt8500.yaml | 23 +++++++++++++++++++ 2 files changed, 23 insertions(+), 22 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/vt8500.txt create mode 100644 Documentation/devicetree/bindings/arm/vt8500.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/vt8500.txt b/Documentation/devicetree/bindings/arm/vt8500.txt deleted file mode 100644 index 87dc1ddf4770..000000000000 --- a/Documentation/devicetree/bindings/arm/vt8500.txt +++ /dev/null @@ -1,22 +0,0 @@ -VIA/Wondermedia VT8500 Platforms Device Tree Bindings ---------------------------------------- - -Boards with the VIA VT8500 SoC shall have the following properties: -Required root node property: -compatible = "via,vt8500"; - -Boards with the Wondermedia WM8505 SoC shall have the following properties: -Required root node property: -compatible = "wm,wm8505"; - -Boards with the Wondermedia WM8650 SoC shall have the following properties: -Required root node property: -compatible = "wm,wm8650"; - -Boards with the Wondermedia WM8750 SoC shall have the following properties: -Required root node property: -compatible = "wm,wm8750"; - -Boards with the Wondermedia WM8850 SoC shall have the following properties: -Required root node property: -compatible = "wm,wm8850"; diff --git a/Documentation/devicetree/bindings/arm/vt8500.yaml b/Documentation/devicetree/bindings/arm/vt8500.yaml new file mode 100644 index 000000000000..7b25b6fa34e9 --- /dev/null +++ b/Documentation/devicetree/bindings/arm/vt8500.yaml @@ -0,0 +1,23 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/vt8500.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: VIA/Wondermedia VT8500 Platforms Device Tree Bindings + +maintainers: + - Tony Prisk +description: test + +properties: + $nodename: + const: '/' + compatible: + items: + - enum: + - via,vt8500 + - wm,wm8505 + - wm,wm8650 + - wm,wm8750 + - wm,wm8850 From patchwork Mon Dec 3 21:32:21 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152760 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318424ljp; Mon, 3 Dec 2018 13:33:14 -0800 (PST) X-Google-Smtp-Source: AFSGD/UOLNM6LL9IjXCpBx5D4gcWm/TisPB6mwDJxSJkFcWt5j2IyVn3rNYAAKYI/dDM8us1qK/C X-Received: by 2002:a17:902:b595:: with SMTP id a21mr16820127pls.120.1543872793951; Mon, 03 Dec 2018 13:33:13 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872793; cv=none; d=google.com; s=arc-20160816; b=Y8fcG4VgfLm6VwYDT2EhDutAx7JXijTMvfu026en2D7myNuvipS94tw6kRq7QPeCy3 q7thc5++EbNOYLPKeXeUvyPhQQisI0bvc7Iw/wl/nEkG3ORysOQvxylFVvvj53DoVFVp Ykjr6fVeBAMz4jzKrIObePM2iL1OEHZgB/eJCTIZzEvYDUlvxskKMglFz5y1Yw9E49Mm JheYCD+TMKcNripFmwd7ctyMgCU+1VKKNMrGJw1xpKm0Gnad23K3mYfif0F4xPLh262P xN8MzbgSBW18AE1GjM90lYOTBvKdR0vusBmgB6V9jr1bS1q2dswwqDQQ+GfHHcaTuVgg DpTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=/92DiavR/XOHqaCGpCKXJW+JP+tQRs9C+uVOk6OIp1s=; b=FGt+4d8x/vqQee3eyg1qdKQvHD9dqtiBTNXxopUZlmjgBqk3wKaRPicZryuLWS9jes IneYRsqyHEtasqQ01g6/3piAUnHTkPFhVQzzXh+9IK+HXgjCiJ2PgAyD1LzWytjKctMK q8hDAccMiJvkawUff/Eiqrf2iECgUeBl6gcLf9KBITywkX7ViOwTe4iF4j5vq0aBkf+o KeWgy2WJC5xq2owiLNWoYXMCSDUXDkiWvEa2sheW1oZG/9BUo/IZEHJ1LSM0uOjV1XZ+ kgegVqPiWp+xAjE4esFKqx4XYhTTgzXLqomENwyiy87YaeHPs0EY+Ph63OyyPdWAQtxY s2cw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j13si13325602pgi.227.2018.12.03.13.33.13; Mon, 03 Dec 2018 13:33:13 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726389AbeLCVdL (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:11 -0500 Received: from mail-ot1-f66.google.com ([209.85.210.66]:43149 "EHLO mail-ot1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726326AbeLCVdF (ORCPT ); Mon, 3 Dec 2018 16:33:05 -0500 Received: by mail-ot1-f66.google.com with SMTP id a11so13092196otr.10; Mon, 03 Dec 2018 13:33:04 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=/92DiavR/XOHqaCGpCKXJW+JP+tQRs9C+uVOk6OIp1s=; b=jA8X+A01fMPO7NNO64FmgbwlHT5Pp63EvtXONXIvsavDWPoqE6sNieEUKeE3aPasZi opmTmLEBsiHiTsPzexHztDcc9IEEnpLC+8qFe8rOsr+K2JYtMg94Ps1ljq0vauiTmUSW 8uapchVu+sggz8D/PDM6g+c0jpsqMTqMSRk8t+e/bVZt/aIDtJyd3vNs+ThEXXOXY4kM W5sQ22sDiEFzL3lAriOlXNoRKHIusMpcE/j1IPdJ6TGaoL8tDZLrKo70NItT1kZYAdD6 Iz6vkWrAPnnbbItHqNAf1Rn2WqOxhfjMrYZ6NyNQ2zCVcb0+U8TvovyQuSLSLud9cQPH 3/kw== X-Gm-Message-State: AA+aEWby4bg7JI1U6+UhpkIfhybXcM8Z+0tvLJ2DI0KSHikRY3SBFlBw YaqF+jjJjE5h8JgZcgSxABEStSg= X-Received: by 2002:a05:6830:1099:: with SMTP id y25mr12304339oto.313.1543872784277; Mon, 03 Dec 2018 13:33:04 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.33.03 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:33:03 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Mark Rutland , Michal Simek Subject: [PATCH v2 32/34] dt-bindings: arm: Convert Xilinx board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:21 -0600 Message-Id: <20181203213223.16986-33-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert Xilinx SoC bindings to DT schema format using json-schema. Cc: Mark Rutland Cc: Michal Simek Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/xilinx.txt | 83 ------------------- .../devicetree/bindings/arm/xilinx.yaml | 82 ++++++++++++++++++ 2 files changed, 82 insertions(+), 83 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/xilinx.txt create mode 100644 Documentation/devicetree/bindings/arm/xilinx.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/xilinx.txt b/Documentation/devicetree/bindings/arm/xilinx.txt deleted file mode 100644 index 26fe5ecc4332..000000000000 --- a/Documentation/devicetree/bindings/arm/xilinx.txt +++ /dev/null @@ -1,83 +0,0 @@ -Xilinx Zynq Platforms Device Tree Bindings - -Boards with Zynq-7000 SOC based on an ARM Cortex A9 processor -shall have the following properties. - -Required root node properties: - - compatible = "xlnx,zynq-7000"; - -Additional compatible strings: - -- Adapteva Parallella board - "adapteva,parallella" - -- Avnet MicroZed board - "avnet,zynq-microzed" - "xlnx,zynq-microzed" - -- Avnet ZedBoard board - "avnet,zynq-zed" - "xlnx,zynq-zed" - -- Digilent Zybo board - "digilent,zynq-zybo" - -- Digilent Zybo Z7 board - "digilent,zynq-zybo-z7" - -- Xilinx CC108 internal board - "xlnx,zynq-cc108" - -- Xilinx ZC702 internal board - "xlnx,zynq-zc702" - -- Xilinx ZC706 internal board - "xlnx,zynq-zc706" - -- Xilinx ZC770 internal board, with different FMC cards - "xlnx,zynq-zc770-xm010" - "xlnx,zynq-zc770-xm011" - "xlnx,zynq-zc770-xm012" - "xlnx,zynq-zc770-xm013" - ---------------------------------------------------------------- - -Xilinx Zynq UltraScale+ MPSoC Platforms Device Tree Bindings - -Boards with ZynqMP SOC based on an ARM Cortex A53 processor -shall have the following properties. - -Required root node properties: - - compatible = "xlnx,zynqmp"; - - -Additional compatible strings: - -- Xilinx internal board zc1232 - "xlnx,zynqmp-zc1232-revA", "xlnx,zynqmp-zc1232" - -- Xilinx internal board zc1254 - "xlnx,zynqmp-zc1254-revA", "xlnx,zynqmp-zc1254" - -- Xilinx internal board zc1275 - "xlnx,zynqmp-zc1275-revA", "xlnx,zynqmp-zc1275" - -- Xilinx internal board zc1751 - "xlnx,zynqmp-zc1751" - -- Xilinx 96boards compatible board zcu100 - "xlnx,zynqmp-zcu100-revC", "xlnx,zynqmp-zcu100" - -- Xilinx evaluation board zcu102 - "xlnx,zynqmp-zcu102-revA", "xlnx,zynqmp-zcu102" - "xlnx,zynqmp-zcu102-revB", "xlnx,zynqmp-zcu102" - "xlnx,zynqmp-zcu102-rev1.0", "xlnx,zynqmp-zcu102" - -- Xilinx evaluation board zcu104 - "xlnx,zynqmp-zcu104-revA", "xlnx,zynqmp-zcu104" - -- Xilinx evaluation board zcu106 - "xlnx,zynqmp-zcu106-revA", "xlnx,zynqmp-zcu106" - -- Xilinx evaluation board zcu111 - "xlnx,zynqmp-zcu111-revA", "xlnx,zynqmp-zcu111" diff --git a/Documentation/devicetree/bindings/arm/xilinx.yaml b/Documentation/devicetree/bindings/arm/xilinx.yaml new file mode 100644 index 000000000000..64cd21b737af --- /dev/null +++ b/Documentation/devicetree/bindings/arm/xilinx.yaml @@ -0,0 +1,82 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/xilinx.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Xilinx Zynq Platforms Device Tree Bindings + +maintainers: + - Michal Simek + +description: | + Xilinx boards with Zynq-7000 SOC or Zynq UltraScale+ MPSoC + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - adapteva,parallella + - digilent,zynq-zybo + - digilent,zynq-zybo-z7 + - xlnx,zynq-cc108 + - xlnx,zynq-zc702 + - xlnx,zynq-zc706 + - xlnx,zynq-zc770-xm010 + - xlnx,zynq-zc770-xm011 + - xlnx,zynq-zc770-xm012 + - xlnx,zynq-zc770-xm013 + - const: xlnx,zynq-7000 + + - items: + - const: avnet,zynq-microzed + - const: xlnx,zynq-microzed + - const: xlnx,zynq-7000 + + - items: + - const: avnet,zynq-zed + - const: xlnx,zynq-zed + - const: xlnx,zynq-7000 + + - items: + - enum: + - xlnx,zynqmp-zc1751 + - const: xlnx,zynqmp + + - description: Xilinx internal board zc1232 + items: + - const: xlnx,zynqmp-zc1232-revA + - const: xlnx,zynqmp-zc1232 + - const: xlnx,zynqmp + + - description: Xilinx internal board zc1254 + items: + - const: xlnx,zynqmp-zc1254-revA + - const: xlnx,zynqmp-zc1254 + - const: xlnx,zynqmp + + - description: Xilinx internal board zc1275 + items: + - const: xlnx,zynqmp-zc1275-revA + - const: xlnx,zynqmp-zc1275 + - const: xlnx,zynqmp + + - description: Xilinx 96boards compatible board zcu100 + items: + - const: xlnx,zynqmp-zcu100-revC + - const: xlnx,zynqmp-zcu100 + - const: xlnx,zynqmp + + - description: Xilinx evaluation board zcu102 + items: + - enum: + - xlnx,zynqmp-zcu102-revA + - xlnx,zynqmp-zcu102-revB + - xlnx,zynqmp-zcu102-rev1.0 + - const: xlnx,zynqmp-zcu102 + - const: xlnx,zynqmp + +... From patchwork Mon Dec 3 21:32:22 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152763 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318700ljp; Mon, 3 Dec 2018 13:33:32 -0800 (PST) X-Google-Smtp-Source: AFSGD/UZPaW0p5gwqxvjhrj0a3pWH/ga50mld+m29qjYm8FX44cJCoDJrmG+WYZKfKUM5/LSlnFz X-Received: by 2002:a63:ee0e:: with SMTP id e14mr14294299pgi.8.1543872812414; Mon, 03 Dec 2018 13:33:32 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872812; cv=none; d=google.com; s=arc-20160816; b=ZWv3ZU2JipDjWDxHCOKfOK/aDpu3/VOBvT3Rmio8/IubATLM0jUd58M8p0kwJax7lF Melf6MnHZEm255ib4UatgsI9PhPgxAc7vUyj4rpF1oM0UvsUjsbdxaWWmOaXfWgEIJmL hpJH01LRj1uje8YiOo87PeCnzIf3Yj+RNZTyHPa37x99G4ARfYpqwN8dcqeammMBB2zq Vg2vZqe/Wh0Y7yg0OIr/aItFKd1/AABMT94Ua3VDWOKRhGDNc8DM163sd17ybAyCGAi/ FRS4SpQN8gEy1fvNcckTabq0oC1IikyOBts3+qs0nOdV9tTHh/+x6i4y4Asqb8nhEIgK g0FA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=BgwOjYGaUM4jacGS7tw342B/DTF9EbMnkpVRYFr+pqY=; b=LZfNkPAqHV373G82B3vbYm/I6ll1rwiXyYian94nTiU/rrc40AqB4W3iCGsAjnpmCx y0WsSy3ocyR76CSVXPocKlW+NLsipdfCldPeMA0agaN9oRLHMCT+C6TDd+Rh9HWKH0SE t4lWIS5HaRcVdmdv13K4PftdA6/OPL+dij2dUsfV//370rhoV+eS0lKV0CDWmP3RD54C leXoj1OKpq++Fk4DzQtJ+XQE00Q8LCII9z1w5RuZP6xboPuuGg9HjnfCvThnKa5DdPAC D1uRsOmPRcRmgNJCKthYpL1EMRfhnvfeB9vYzxkJBfkI78B3wcCJ7bbrUWECSNz/kish 8ZwQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w11si15599749pfk.210.2018.12.03.13.33.32; Mon, 03 Dec 2018 13:33:32 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726410AbeLCVd3 (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:29 -0500 Received: from mail-oi1-f193.google.com ([209.85.167.193]:43610 "EHLO mail-oi1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726339AbeLCVdH (ORCPT ); Mon, 3 Dec 2018 16:33:07 -0500 Received: by mail-oi1-f193.google.com with SMTP id u18so12339922oie.10; Mon, 03 Dec 2018 13:33:06 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=BgwOjYGaUM4jacGS7tw342B/DTF9EbMnkpVRYFr+pqY=; b=RuRKXbRjD7BpvD+A8o4MaOKColH97Vzl8CBuG5ZAaC8ZczRGi2qn3MQmsv6r9tSDsu FgSxh3n9STqBJo3HUBrkPjoVvi1XPm6LZ5Wt8G3W7v768fSr8n6PAsgvj/uez23WJAu0 w+dxfkDpThtU1z4ufuOeLQZqtqqZreuJQbDQVdJcmKP1SBh6/JMGcCqBWGt+uBnyTxEt CFfPDSC71z6hvniG13iPDnoiSrRn8GmcsgvEg+s2g6ZgaEB5iU+pBvzBtNz0mx/932Ou lwoxSNsxjVZyhb++ln9ScEy5Tut1Rx/F3VOH7SR1kOAI6yiFA1kGmtbX3CmBQeNZ3E+y lQNA== X-Gm-Message-State: AA+aEWYMlM4TMclYms8hicZgamQUouj+Lz46r0tAXMFA820qevsyU3O3 +lO4M9rTf11nKaOcJ/RQqhKWqHs= X-Received: by 2002:aca:e283:: with SMTP id z125mr10414602oig.23.1543872785413; Mon, 03 Dec 2018 13:33:05 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.33.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:33:04 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Michal Simek Subject: [PATCH v2 33/34] dt-bindings: arm: Add missing Xilinx boards Date: Mon, 3 Dec 2018 15:32:22 -0600 Message-Id: <20181203213223.16986-34-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Michal Simek Add missing description for Ultra96, zcu104, zcu106 and zcu111. Signed-off-by: Michal Simek Signed-off-by: Rob Herring --- .../devicetree/bindings/arm/xilinx.yaml | 32 +++++++++++++++++++ 1 file changed, 32 insertions(+) -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/xilinx.yaml b/Documentation/devicetree/bindings/arm/xilinx.yaml index 64cd21b737af..c73b1f5c7f49 100644 --- a/Documentation/devicetree/bindings/arm/xilinx.yaml +++ b/Documentation/devicetree/bindings/arm/xilinx.yaml @@ -70,6 +70,14 @@ properties: - const: xlnx,zynqmp-zcu100 - const: xlnx,zynqmp + - description: Xilinx 96boards compatible board Ultra96 + items: + - const: avnet,ultra96-rev1 + - const: avnet,ultra96 + - const: xlnx,zynqmp-zcu100-revC + - const: xlnx,zynqmp-zcu100 + - const: xlnx,zynqmp + - description: Xilinx evaluation board zcu102 items: - enum: @@ -79,4 +87,28 @@ properties: - const: xlnx,zynqmp-zcu102 - const: xlnx,zynqmp + - description: Xilinx evaluation board zcu104 + items: + - enum: + - xlnx,zynqmp-zcu104-revA + - xlnx,zynqmp-zcu104-rev1.0 + - const: xlnx,zynqmp-zcu104 + - const: xlnx,zynqmp + + - description: Xilinx evaluation board zcu106 + items: + - enum: + - xlnx,zynqmp-zcu106-revA + - xlnx,zynqmp-zcu106-rev1.0 + - const: xlnx,zynqmp-zcu106 + - const: xlnx,zynqmp + + - description: Xilinx evaluation board zcu111 + items: + - enum: + - xlnx,zynqmp-zcu111-revA + - xlnx,zynqmp-zcu11-rev1.0 + - const: xlnx,zynqmp-zcu111 + - const: xlnx,zynqmp + ... From patchwork Mon Dec 3 21:32:23 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rob Herring X-Patchwork-Id: 152761 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp7318563ljp; Mon, 3 Dec 2018 13:33:24 -0800 (PST) X-Google-Smtp-Source: AFSGD/W+ZetUlumpv+bFl5OU/c+wbHHueKb1kgqO40q1aTSDnCx0RxVqRmN4V/eZiIxKh2lrj71e X-Received: by 2002:a63:d301:: with SMTP id b1mr14745066pgg.61.1543872803934; Mon, 03 Dec 2018 13:33:23 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1543872803; cv=none; d=google.com; s=arc-20160816; b=tkWn6ljU1HDbGX61vcwlrcBc/+vW+FjhHNHPjkhH/l+OsnR/fsaqhT85JyGkzR7iM3 KxzqHuQPGAGN51i0nYIUfW468NMrUlStL2pUsS1UDFN5IspyoXFG2QJcju9vMlP8mFkC YpsD19LumOlD4cuG3f74vi4R/J5clZLQF8Bz2pOToq8r7pnolJDxYVvHDbqUFtFmyruq 8xupd7vRXtW+L+V5mdo1q61uoShHxY9gD5wddQUuZlVNfKwxtVV1/hkO8VgRK8xzQytV yLxh3tb0qc5ChFlx1YVyzzq3Rz1e0hIvUhKTX2txr+Os9Om3bWzjzVpScHH0+yCsSlyV yBtQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=bmY97rqmVLH/aYhI9MMshRrLQb1X3srsPldhSeApmNY=; b=dlomHIiOyFCXhRfZIf6kaqBRWLxoBiRsD9rzyngMI0aOrbmUu+FjOBRRbiANa6n0XH 3PnWRhqdWoYkC0UBo9typFKam+l1bu9lwu7DbP5Y6+hkUtIq/nyurYMD6J3YmQQ1r7TK plWcLhwISkF9FCzaYUm/pE8TrZ9UqQ1tQ2tEt2qpfbou/SxvApgw7f8ulXp5Bj5ipa/3 P+vuoKFIUiGc25Qc5YpgTF1e7doT2h05MHOGongUsW0BzHacwhosxqIK5vLWEFDa65nq OZJlVlhJIxONk9nT5161icMvRlDQCTj2NB3OpUov4AkHtvv4dSkowBy5+sWsXshz9UXB DjNA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id j13si13325602pgi.227.2018.12.03.13.33.23; Mon, 03 Dec 2018 13:33:23 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726403AbeLCVdW (ORCPT + 32 others); Mon, 3 Dec 2018 16:33:22 -0500 Received: from mail-oi1-f195.google.com ([209.85.167.195]:41264 "EHLO mail-oi1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726347AbeLCVdH (ORCPT ); Mon, 3 Dec 2018 16:33:07 -0500 Received: by mail-oi1-f195.google.com with SMTP id j21so12345168oii.8; Mon, 03 Dec 2018 13:33:07 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=bmY97rqmVLH/aYhI9MMshRrLQb1X3srsPldhSeApmNY=; b=nI7zm80+0PNNpk/xs0KU7760L4bYt3zC+OtLsMvHjKVpoTTuJaBMcWTHBDPjuaMYyX E2yxJMWWPpiNJcdM4O2ehLDzy0V3M3eCaXS8MrPqMcsl7k8nR+xH7q6Plyazzo7/9oTY HaefN8kLXkelprrGOA3MKv8iowj3VV12fPNJCQpuWuCsVHMBZKIFCpTocrjP/zd4ywCp yu27acO1jDE9Rnl3pT2bS2DdNgSlQsJ99hIdWAm1kpQlzMhxHlaMQG5xzbT74sPZJpuL 8z4KqbD5diAxcfm8pPnvBER7LKdmOJ1UOGLbiJ8WE8cTA7szx6Ua7mQEH6q57LgQ/FKJ UA7g== X-Gm-Message-State: AA+aEWZWKw9jV/THi2KOhdRi2DxOdd4K1KLDTyWCkBFaZ/HtG8Y63CCO pkADhYWScCWUqsMZBGd0QIcSdcU= X-Received: by 2002:a05:6808:287:: with SMTP id z7mr8198529oic.233.1543872786508; Mon, 03 Dec 2018 13:33:06 -0800 (PST) Received: from xps15.herring.priv (24-155-109-49.dyn.grandenetworks.net. [24.155.109.49]) by smtp.googlemail.com with ESMTPSA id c78sm8545501oig.30.2018.12.03.13.33.05 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 03 Dec 2018 13:33:05 -0800 (PST) From: Rob Herring To: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Cc: Sean Hudson , Frank Rowand , linux-arm-kernel@lists.infradead.org, linuxppc-dev@lists.ozlabs.org, Grant Likely , Kumar Gala , arm@kernel.org, Jun Nie , Mark Rutland , Shawn Guo Subject: [PATCH v2 34/34] dt-bindings: arm: Convert ZTE board/soc bindings to json-schema Date: Mon, 3 Dec 2018 15:32:23 -0600 Message-Id: <20181203213223.16986-35-robh@kernel.org> X-Mailer: git-send-email 2.19.1 In-Reply-To: <20181203213223.16986-1-robh@kernel.org> References: <20181203213223.16986-1-robh@kernel.org> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Convert ZTE SoC bindings to DT schema format using json-schema. Cc: Jun Nie Cc: Mark Rutland Cc: linux-arm-kernel@lists.infradead.org Cc: devicetree@vger.kernel.org Acked-by: Shawn Guo Signed-off-by: Rob Herring --- Documentation/devicetree/bindings/arm/zte.txt | 14 ---------- .../devicetree/bindings/arm/zte.yaml | 26 +++++++++++++++++++ 2 files changed, 26 insertions(+), 14 deletions(-) delete mode 100644 Documentation/devicetree/bindings/arm/zte.txt create mode 100644 Documentation/devicetree/bindings/arm/zte.yaml -- 2.19.1 diff --git a/Documentation/devicetree/bindings/arm/zte.txt b/Documentation/devicetree/bindings/arm/zte.txt deleted file mode 100644 index 340612794a37..000000000000 --- a/Documentation/devicetree/bindings/arm/zte.txt +++ /dev/null @@ -1,14 +0,0 @@ -ZTE platforms device tree bindings - ---------------------------------------- -- ZX296702 board: - Required root node properties: - - compatible = "zte,zx296702-ad1", "zte,zx296702" - ---------------------------------------- -- ZX296718 SoC: - Required root node properties: - - compatible = "zte,zx296718" - -ZX296718 EVB board: - - "zte,zx296718-evb" diff --git a/Documentation/devicetree/bindings/arm/zte.yaml b/Documentation/devicetree/bindings/arm/zte.yaml new file mode 100644 index 000000000000..2d3fefdccdff --- /dev/null +++ b/Documentation/devicetree/bindings/arm/zte.yaml @@ -0,0 +1,26 @@ +# SPDX-License-Identifier: GPL-2.0 +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/arm/zte.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: ZTE platforms device tree bindings + +maintainers: + - Jun Nie + +properties: + $nodename: + const: '/' + compatible: + oneOf: + - items: + - enum: + - zte,zx296702-ad1 + - const: zte,zx296702 + - items: + - enum: + - zte,zx296718-evb + - const: zte,zx296718 + +...