From patchwork Fri Jun 17 23:54:17 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Yury Norov X-Patchwork-Id: 102137 Delivered-To: patch@linaro.org Received: by 10.140.28.4 with SMTP id 4csp518288qgy; Fri, 17 Jun 2016 16:56:15 -0700 (PDT) X-Received: by 10.66.168.13 with SMTP id zs13mr5267740pab.68.1466207773674; Fri, 17 Jun 2016 16:56:13 -0700 (PDT) Return-Path: Received: from sourceware.org (server1.sourceware.org. [209.132.180.131]) by mx.google.com with ESMTPS id d186si15163559pfc.62.2016.06.17.16.56.13 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 17 Jun 2016 16:56:13 -0700 (PDT) Received-SPF: pass (google.com: domain of libc-alpha-return-70767-patch=linaro.org@sourceware.org designates 209.132.180.131 as permitted sender) client-ip=209.132.180.131; Authentication-Results: mx.google.com; dkim=pass header.i=@sourceware.org; spf=pass (google.com: domain of libc-alpha-return-70767-patch=linaro.org@sourceware.org designates 209.132.180.131 as permitted sender) smtp.mailfrom=libc-alpha-return-70767-patch=linaro.org@sourceware.org DomainKey-Signature: a=rsa-sha1; c=nofws; d=sourceware.org; h=list-id :list-unsubscribe:list-subscribe:list-archive:list-post :list-help:sender:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-type; q=dns; s=default; b=mkSLS PmzZzN9aFwOW4RJvgagbO1azmknfo6PtcvS7y2mIhxll8vmWmwWGcn2hCfVGDAay 700WepQl36UlKFDBN08tdSR8/b6gWav/vv0E0Xm1fV4byVk0IWePLhyVdaKcx8u1 oSqYiW69m5yzSh/4SGWYpUdXLS2i6cg21jj3Uk= DKIM-Signature: v=1; a=rsa-sha1; c=relaxed; d=sourceware.org; h=list-id :list-unsubscribe:list-subscribe:list-archive:list-post :list-help:sender:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-type; s=default; bh=rhQ6e8YKKod LV7DqkcU5kVovDYI=; b=ZyWDw4LTBdfG2C+/3kb8Jp/maNk06GAYugjLDlcls7m 7q/tjhTv7E3S5z9O/Og80wvD2o2HzdDP/G0Ya5Cm20olZNIJTz4N34fNXs4gqZnU 4Rc/nfnFdHhdE8EzF0loDGmjE1SmpvhaoUuFu3ELQghJzb3slILobYwkTE2Na0lY = Received: (qmail 91611 invoked by alias); 17 Jun 2016 23:55:26 -0000 Mailing-List: contact libc-alpha-help@sourceware.org; run by ezmlm Precedence: bulk List-Id: List-Unsubscribe: List-Subscribe: List-Archive: List-Post: List-Help: , Sender: libc-alpha-owner@sourceware.org Delivered-To: mailing list libc-alpha@sourceware.org Received: (qmail 91509 invoked by uid 89); 17 Jun 2016 23:55:25 -0000 Authentication-Results: sourceware.org; auth=none X-Virus-Found: No X-Spam-SWARE-Status: No, score=0.1 required=5.0 tests=AWL, BAYES_50, KAM_MANYTO, RCVD_IN_DNSWL_NONE, SPF_HELO_PASS autolearn=no version=3.3.2 spammy=UD:elf.h, sk:philipp, H*r:157.56.110, H*r:sk:mail-bn X-HELO: na01-bn1-obe.outbound.protection.outlook.com Authentication-Results: spf=none (sender IP is ) smtp.mailfrom=Yuri.Norov@caviumnetworks.com; From: Yury Norov To: , , , , , , CC: , , , , , , , , , , , , , , , , , , , , Andrew Pinski Subject: [PATCH 08/19] arm64: introduce is_a32_task and is_a32_thread (for AArch32 compat) Date: Sat, 18 Jun 2016 02:54:17 +0300 Message-ID: <1466207668-10549-9-git-send-email-ynorov@caviumnetworks.com> In-Reply-To: <1466207668-10549-1-git-send-email-ynorov@caviumnetworks.com> References: <1466207668-10549-1-git-send-email-ynorov@caviumnetworks.com> MIME-Version: 1.0 X-ClientProxiedBy: SN1PR10CA0029.namprd10.prod.outlook.com (10.162.255.167) To CY1PR07MB2248.namprd07.prod.outlook.com (10.164.112.150) X-MS-Office365-Filtering-Correlation-Id: 20f9a674-98f2-47cb-b559-08d3970ad19b X-Microsoft-Exchange-Diagnostics: 1; CY1PR07MB2248; 2:uMbDTmc1bnMQCfYTeH2PpbDpvfviu7ii/WQMpIsxwki6Qf7CLuxmpfAH0uULfkNw0/yav0lmIjdF55SRCerbgimzfmjEZbQ6GNfRdO6RrUiLeTW9Q6dDtf/YXaT1fuiGkVu+iWzsDgRp7HxPylY6im7UBu7nf48aaxE1PV+NoaG5UO4fcmptp6cD1XJn20bt; 3:mpztmQ6xHN4/1fZX7dB+NKtGopPh4gF0TDpU/M9zm9SnOQe0XFAhJiaXzmLkt/Nx4WppGRwqcW2ZeWC+ygbDcCDd9/D5k8zHHd5w2/IYraG9k8iZRs8fjYp7HkW9UlZu; 25:mw3u/Ped/uGjntF4bzN2fgGZb5/Pod6dsb9q4MVVy1nk8JW7qwsu0Wk0kuOPKtpXSlI4AbTf1r9QZUq8wIYI0Md+LVCysDjkKHOKKS1pXqWku6hf1umj8Nw4xzFBk/7eN8OInIdrV/8/lAezNcr8MmKqr3CgmNmCQBfnYbgBeUkpr3vAQ8YkDYzTTtp623inXBmelJzhaPVHn7i1WIdbCY9h5AS30i/lh81Z96I60TQ6YsBLU75aQaUxUi2lInZBLlSuUWmC6wI4NpxiWdcT+9Ujz4Ts7ETskZZ5tk1icX4/52kjgnjb3ZLBmwSYBmNsFxfYk1fkSyUCoiVcvlAOnWoEqrNm68ryQsKltJxnGs00i2PCGG9rleV2DnidKCv0gatvkg2XKDOHZoerVC/KnU7Ct9ppeNneEyUBe2y+mzc= X-Microsoft-Antispam: UriScan:;BCL:0;PCL:0;RULEID:;SRVR:CY1PR07MB2248; X-Microsoft-Exchange-Diagnostics: 1; CY1PR07MB2248; 20:HQsp0kfkG5/WYnMIDzEFof/5lqCM4Gudac6bEWFkb1P4kww/Vsu9vo77Z6Zi2KqCEB8lAe1+TC9HAknqZKZmZgq0OIA+8BrKmdCSpBEveLNJ8VIB7tJwhK9mi9F3gi/E/dC8x0PON0VO1tCoyT4gUKcuYZExDLNIj5aB6vP30t5BsgKky1g2jn7h2WevD5FEtKt4TbT1LPVRbaldxHtzjFrH8cF/Lt1vs1pQZNgNj5v+/ZhIEKJX88P4pANsfwTFqRoPQygZmIA6TX0y/H5V2bn0mg+PTFMo0JKkI9e1qSlLizIVPdt3bVDiBf1/KPZL+ecmO3qVNgUl6CC6Tl8npjcxD1Zhpw94M4KlDrVandb8+E2mMzG0IvRRlqier5eOf4vH71xrLHHtKKzDH4UXP9tw3zoK0DbBL1RJJjnN2LbsY1zOkCHJei5OGdH3RUrQjXcETK3I98Fmcftu5QT1y3tKFF3eJ+DFWBxttgZUWCebjT3Oox/3z7L27yGvjsZ9ammvKyBkgG/RjfPvidfG3HxhF2StRAqpCXEvrQ3IcA+KJnlGnDICizqZvEdGcw8czikJV5yNV75tqzrxoWi0iwLLxOeSy1glj2Umtt7ca54= X-Microsoft-Antispam-PRVS: X-Exchange-Antispam-Report-Test: UriScan:(250305191791016)(22074186197030); X-Exchange-Antispam-Report-CFA-Test: BCL:0; PCL:0; RULEID:(601004)(2401047)(5005006)(8121501046)(3002001)(10201501046); SRVR:CY1PR07MB2248; BCL:0; PCL:0; RULEID:; SRVR:CY1PR07MB2248; X-Microsoft-Exchange-Diagnostics: 1; CY1PR07MB2248; 4:eafopb80fCxmm074n0N8IpPJEFtb+5oNn/dz+SKVnJHP6sUsFHEtGdUEsQa3Hfb7DgX2MRiOmLZkXLM1JTLyYytLylIPccPBkkkn3w1dWXl5mDow/+yYbsT8SYf8Z0O9/dKDMw9e4/4zjx+kfCg9/NRM3c+exQbKKRzGOchLusnQcJ5sjZeRz6mMks/Pr7DgW1tug8Qgo8FxC9PZKawPk3mfegPE1rL0quD5irUeXRq6Si5KliBIkbU766xrGrjrJ8L4QXmqZah/k56qBBUnrnzlXj2Yf5U3wxAXvpE73Ctidc24PNQjyQ5aDsGvkvXN8dOt/5ABLKpR+M/E/JaaK16LWk8VGwMzm/DYCTp6mGfsfqytcL35vi+YfMxFiS9ApQ5Ei/9UrtZBR7yzuZhd/onS1xHhUG9qzDQtoMpGIqlwA4eCgCo666PKJRMlEN5e X-Forefront-PRVS: 09760A0505 X-Forefront-Antispam-Report: SFV:NSPM; SFS:(10009020)(4630300001)(6069001)(6009001)(7916002)(199003)(189002)(97736004)(105586002)(5001770100001)(106356001)(47776003)(36756003)(33646002)(19580405001)(4001430100002)(19580395003)(2906002)(7846002)(42186005)(189998001)(107886002)(15975445007)(81156014)(8676002)(81166006)(101416001)(77096005)(4326007)(2950100001)(6116002)(3846002)(586003)(68736007)(2201001)(76176999)(50986999)(66066001)(5004730100002)(229853001)(92566002)(48376002)(76506005)(5003940100001)(50226002)(50466002)(2004002)(2101003); DIR:OUT; SFP:1101; SCL:1; SRVR:CY1PR07MB2248; H:localhost; FPR:; SPF:None; PTR:InfoNoRecords; A:1; MX:1; CAT:NONE; LANG:en; CAT:NONE; Received-SPF: None (protection.outlook.com: caviumnetworks.com does not designate permitted sender hosts) X-Microsoft-Exchange-Diagnostics: 1; CY1PR07MB2248; 23:DIgy4RQfPF8UxU1oQfFIiEFxpLXfV/9qL5Vl/tiiXaEY8UFSfTX7o0yRxp4ZnyNRlWavHcOQEb51hIqF1zL8sVUdhRB93djgaCHK1xIQklamJNzyRaOcIqWgvM2ILf2Bucm7UjjYG01ICrWnH0dU4zK8tTDvtWcEGZ3ls26NWbM9iufYdeV2bAx/Lk6iR8fvrg59tcxY4uExx2Rb0hM7kQ9TFCsURr/QV82pbd73ADpfqMEXPhcIUmQqOv9ivMx55guXJniDEF1k9RJu5YJJ06Sz4P3Uvhjm0NuWlyThlMjcFSTtcSYQqXncsMqC6Wrtly8dxx7gbGx4rrf+OE2mrDgmN77VgnRJImyqYRrkMs3PZOI0PP8R92nSogohV/K3rwNxsWmlbFRlozq4zQbNtItINpJnGHmipsuCfpR2V0O8o5W1WxyvG6R/iWnRTXJ4Ef3+uxM2wlXyZxxySQYMliMDXW9wdOmV4uUR/t66MzQaDA1FYXC0uwxyhMmGwRoDzDAd6QK2/EULVcuQtTBxZUiRbeJt8/duZ3Y0An0ncZD5IYRk3UdHYxzTiT99qA7l6iL7JrrmKwB2vU3fN22lXuKBAIfSTc3rHkSnKDeztJfxg0lC+YgZ+vc/WPpJIhTw8pckZ91WDWHBEJaVeorAY4W9dgQ/9v5vyDvnllr/B81RfVjDSGacI/3iksulWmVO/FPtU3/sFuP/ri1gO1IxzAuHKfeog6LaAVoBgMew1WaLDH2qTdnUJg1dk99UW3ulIzxe95wIQrPZ9Z+49AVmZdo74c1l6z/hGPDjpeuyU3N8b7HMxoVUVTPk+obfvxy6RlyiUfdw3rP33Aq1Yvybhs3IE6o1EcDmDreZTf664X3IDt4m2uxRVc3qxRFxuIwL4YPqBMBBDTRUxSND7j/f8TQ/YW9/+9FjPthbOkjVQcEArbAOIO1XRh2mxpAKBAvcKJqzR0DCWPt1FgGCHcZ3LuVHqPt5B5+PkMrK03bpfHoE7izhJNY9PFCvvixirbQMP7mU8kHGEfMdU9UXL2HJtQe5RHAXxg00+005Z5ErLRdAFUmG++Ya1mzM5tBvN9qKEOf0+WYItrqM7+7OKRi6m1iwY1vmr0vgz5BQCELBDZRZN3qsJ2Rq5cp87tlYqOowjsA62Vh3x2pE9pBK8nRzgu15aCjneMdEuRO5556tk8cw3fw5uxnscnRjbVzay5r4 X-Microsoft-Exchange-Diagnostics: 1; CY1PR07MB2248; 6:/TUPPZBC6er0H5O/AuejpnuazJT4kjBeTIaEyXX58CR34ieWFYyONa1DeeRpxtAMv7UUZ6d2hKfS8ze03EEwi2fwvjWrpYm810RbKYXwP1HtHn9M8K5JbRzAfdY49U4a2UCoSDWiH2zF208uvEmXU3YraUYvSrGqx/TiXFkYOzUXoQR0HsHnyn1BWiOWy8Bp6FwG/VZNZuuPHsAJu3IjO32dBdRAsml3rX0JCs1F7JOgZZVZVvhlHnKGz//W14BmOtCB+0/ze+jhVn3txhZzcl5vUWsj1xD295eX07oG9NA=; 5:70LJXzlQlu4dw/yYJMjtwU96ZEL4oOjI4AagCQyc0u7ItN8YhAKcs4XqOr5ZQCRciA/nUcVRQIMq/WTMqkSMQlZ/Bdk1UB8iBCiAAPRvJq5ZlTmrS0aWqP9ehuzHEv1j9U4zwU79/vPGRTG7RMv7Sg==; 24:Y7FZmMzjFNSms3qK6y1O/3v+M+HoDjZHl6S8RDF3WixyPz/JnJaKw85T7qU9vc+TNnL22wKt7TchRVp9wsBke+pjMah3tKQ/ueKilLNQ5qk=; 7:sfyNC/OVgEyZrIUfEoJrVXS4KseGnptpGm21Z0oxoJShHv0S7aGET6kfCvrMcAABeIhkvXUcqktb4DxNHmPOq52Dug0B0HcyuXUg77iTmL8++uS0DnpIrebsA8GXq7iasR0CtkuVykrzKtJFYdFRII6qOq/xOZvssNieWDuGmuElJTR5vKuZBvdLx1fYe4L8sdtA3leHqNH97VQaoMho7A== SpamDiagnosticOutput: 1:99 SpamDiagnosticMetadata: NSPM X-OriginatorOrg: caviumnetworks.com X-MS-Exchange-CrossTenant-OriginalArrivalTime: 17 Jun 2016 23:55:10.9490 (UTC) X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted X-MS-Exchange-Transport-CrossTenantHeadersStamped: CY1PR07MB2248 Based on patch of Andrew Pinski. This patch introduces is_a32_compat_task and is_a32_thread so it is easier to say this is a a32 specific thread or a generic compat thread/task. Corresponding functions are located in to avoid mess in headers. Some files include both and , and this is wrong because has already included. It was fixed too. Signed-off-by: Yury Norov Signed-off-by: Philipp Tomsich Signed-off-by: Christoph Muellner Signed-off-by: Andrew Pinski Reviewed-by: David Daney --- arch/arm64/include/asm/compat.h | 19 ++--------- arch/arm64/include/asm/elf.h | 10 +++--- arch/arm64/include/asm/ftrace.h | 2 +- arch/arm64/include/asm/is_compat.h | 64 ++++++++++++++++++++++++++++++++++++ arch/arm64/include/asm/memory.h | 5 +-- arch/arm64/include/asm/processor.h | 5 +-- arch/arm64/include/asm/syscall.h | 2 +- arch/arm64/include/asm/thread_info.h | 2 +- arch/arm64/kernel/hw_breakpoint.c | 10 +++--- arch/arm64/kernel/perf_regs.c | 2 +- arch/arm64/kernel/process.c | 7 ++-- arch/arm64/kernel/ptrace.c | 11 +++---- arch/arm64/kernel/signal.c | 4 +-- arch/arm64/kernel/traps.c | 3 +- 14 files changed, 98 insertions(+), 48 deletions(-) create mode 100644 arch/arm64/include/asm/is_compat.h -- 2.7.4 diff --git a/arch/arm64/include/asm/compat.h b/arch/arm64/include/asm/compat.h index eb8432b..df2f72d 100644 --- a/arch/arm64/include/asm/compat.h +++ b/arch/arm64/include/asm/compat.h @@ -24,6 +24,8 @@ #include #include +#include + #define COMPAT_USER_HZ 100 #ifdef __AARCH64EB__ #define COMPAT_UTS_MACHINE "armv8b\0\0" @@ -298,23 +300,6 @@ struct compat_shmid64_ds { compat_ulong_t __unused5; }; -static inline int is_compat_task(void) -{ - return test_thread_flag(TIF_32BIT); -} - -static inline int is_compat_thread(struct thread_info *thread) -{ - return test_ti_thread_flag(thread, TIF_32BIT); -} - -#else /* !CONFIG_COMPAT */ - -static inline int is_compat_thread(struct thread_info *thread) -{ - return 0; -} - #endif /* CONFIG_COMPAT */ #endif /* __KERNEL__ */ #endif /* __ASM_COMPAT_H */ diff --git a/arch/arm64/include/asm/elf.h b/arch/arm64/include/asm/elf.h index 579b6e6..bef2d90 100644 --- a/arch/arm64/include/asm/elf.h +++ b/arch/arm64/include/asm/elf.h @@ -16,6 +16,10 @@ #ifndef __ASM_ELF_H #define __ASM_ELF_H +#ifndef __ASSEMBLY__ +#include +#endif + #include /* @@ -152,13 +156,9 @@ extern int arch_setup_additional_pages(struct linux_binprm *bprm, int uses_interp); /* 1GB of VA */ -#ifdef CONFIG_COMPAT -#define STACK_RND_MASK (test_thread_flag(TIF_32BIT) ? \ +#define STACK_RND_MASK (is_compat_task() ? \ 0x7ff >> (PAGE_SHIFT - 12) : \ 0x3ffff >> (PAGE_SHIFT - 12)) -#else -#define STACK_RND_MASK (0x3ffff >> (PAGE_SHIFT - 12)) -#endif #ifdef __AARCH64EB__ #define COMPAT_ELF_PLATFORM ("v8b") diff --git a/arch/arm64/include/asm/ftrace.h b/arch/arm64/include/asm/ftrace.h index caa955f..0feb28a 100644 --- a/arch/arm64/include/asm/ftrace.h +++ b/arch/arm64/include/asm/ftrace.h @@ -54,7 +54,7 @@ static inline unsigned long ftrace_call_adjust(unsigned long addr) #define ARCH_TRACE_IGNORE_COMPAT_SYSCALLS static inline bool arch_trace_is_compat_syscall(struct pt_regs *regs) { - return is_compat_task(); + return is_a32_compat_task(); } #endif /* ifndef __ASSEMBLY__ */ diff --git a/arch/arm64/include/asm/is_compat.h b/arch/arm64/include/asm/is_compat.h new file mode 100644 index 0000000..8dba5ca --- /dev/null +++ b/arch/arm64/include/asm/is_compat.h @@ -0,0 +1,64 @@ +/* + * This program is free software; you can redistribute it and/or modify + * it under the terms of the GNU General Public License version 2 as + * published by the Free Software Foundation. + * + * This program is distributed in the hope that it will be useful, + * but WITHOUT ANY WARRANTY; without even the implied warranty of + * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the + * GNU General Public License for more details. + * + * You should have received a copy of the GNU General Public License + * along with this program. If not, see . + */ + +#ifndef __ASM_IS_COMPAT_H +#define __ASM_IS_COMPAT_H +#ifndef __ASSEMBLY__ + +#include + +#ifdef CONFIG_AARCH32_EL0 + +static inline int is_a32_compat_task(void) +{ + return test_thread_flag(TIF_32BIT); +} + +static inline int is_a32_compat_thread(struct thread_info *thread) +{ + return test_ti_thread_flag(thread, TIF_32BIT); +} + +#else + +static inline int is_a32_compat_task(void) + +{ + return 0; +} + +static inline int is_a32_compat_thread(struct thread_info *thread) +{ + return 0; +} + +#endif /* CONFIG_AARCH32_EL0 */ + +#ifdef CONFIG_COMPAT + +static inline int is_compat_task(void) +{ + return is_a32_compat_task(); +} + +#endif /* CONFIG_COMPAT */ + +static inline int is_compat_thread(struct thread_info *thread) +{ + return is_a32_compat_thread(thread); +} + + +#endif /* !__ASSEMBLY__ */ +#endif /* __ASM_IS_COMPAT_H */ diff --git a/arch/arm64/include/asm/memory.h b/arch/arm64/include/asm/memory.h index 31b7322..4d734a1 100644 --- a/arch/arm64/include/asm/memory.h +++ b/arch/arm64/include/asm/memory.h @@ -26,6 +26,7 @@ #include #include #include +#include /* * Allow for constants defined here to be used from assembly code @@ -78,9 +79,9 @@ #ifdef CONFIG_COMPAT #define TASK_SIZE_32 UL(0x100000000) -#define TASK_SIZE (test_thread_flag(TIF_32BIT) ? \ +#define TASK_SIZE (is_compat_task() ? \ TASK_SIZE_32 : TASK_SIZE_64) -#define TASK_SIZE_OF(tsk) (test_tsk_thread_flag(tsk, TIF_32BIT) ? \ +#define TASK_SIZE_OF(tsk) (is_compat_thread(tsk) ? \ TASK_SIZE_32 : TASK_SIZE_64) #else #define TASK_SIZE TASK_SIZE_64 diff --git a/arch/arm64/include/asm/processor.h b/arch/arm64/include/asm/processor.h index 5bbdbb4..1eccf47 100644 --- a/arch/arm64/include/asm/processor.h +++ b/arch/arm64/include/asm/processor.h @@ -30,6 +30,7 @@ #include #include +#include #include #include #include @@ -41,7 +42,7 @@ #define STACK_TOP_MAX TASK_SIZE_64 #ifdef CONFIG_COMPAT #define AARCH32_VECTORS_BASE 0xffff0000 -#define STACK_TOP (test_thread_flag(TIF_32BIT) ? \ +#define STACK_TOP (is_compat_task() ? \ AARCH32_VECTORS_BASE : STACK_TOP_MAX) #else #define STACK_TOP STACK_TOP_MAX @@ -94,7 +95,7 @@ struct thread_struct { #define task_user_tls(t) \ ({ \ unsigned long *__tls; \ - if (is_compat_thread(task_thread_info(t))) \ + if (is_a32_compat_thread(task_thread_info(t))) \ __tls = &(t)->thread.tp2_value; \ else \ __tls = &(t)->thread.tp_value; \ diff --git a/arch/arm64/include/asm/syscall.h b/arch/arm64/include/asm/syscall.h index 709a574..ce09641 100644 --- a/arch/arm64/include/asm/syscall.h +++ b/arch/arm64/include/asm/syscall.h @@ -113,7 +113,7 @@ static inline void syscall_set_arguments(struct task_struct *task, */ static inline int syscall_get_arch(void) { - if (is_compat_task()) + if (is_a32_compat_task()) return AUDIT_ARCH_ARM; return AUDIT_ARCH_AARCH64; diff --git a/arch/arm64/include/asm/thread_info.h b/arch/arm64/include/asm/thread_info.h index abd64bd..4daa559 100644 --- a/arch/arm64/include/asm/thread_info.h +++ b/arch/arm64/include/asm/thread_info.h @@ -118,7 +118,7 @@ static inline struct thread_info *current_thread_info(void) #define TIF_FREEZE 19 #define TIF_RESTORE_SIGMASK 20 #define TIF_SINGLESTEP 21 -#define TIF_32BIT 22 /* 32bit process */ +#define TIF_32BIT 22 /* AARCH32 process */ #define _TIF_SIGPENDING (1 << TIF_SIGPENDING) #define _TIF_NEED_RESCHED (1 << TIF_NEED_RESCHED) diff --git a/arch/arm64/kernel/hw_breakpoint.c b/arch/arm64/kernel/hw_breakpoint.c index ce21aa8..d67f518 100644 --- a/arch/arm64/kernel/hw_breakpoint.c +++ b/arch/arm64/kernel/hw_breakpoint.c @@ -164,7 +164,7 @@ enum hw_breakpoint_ops { HW_BREAKPOINT_RESTORE }; -static int is_compat_bp(struct perf_event *bp) +static int is_a32_compat_bp(struct perf_event *bp) { struct task_struct *tsk = bp->hw.target; @@ -175,7 +175,7 @@ static int is_compat_bp(struct perf_event *bp) * deprecated behaviour if we use unaligned watchpoints in * AArch64 state. */ - return tsk && is_compat_thread(task_thread_info(tsk)); + return tsk && is_a32_compat_thread(task_thread_info(tsk)); } /** @@ -435,7 +435,7 @@ static int arch_build_bp_info(struct perf_event *bp) * Watchpoints can be of length 1, 2, 4 or 8 bytes. */ if (info->ctrl.type == ARM_BREAKPOINT_EXECUTE) { - if (is_compat_bp(bp)) { + if (is_a32_compat_bp(bp)) { if (info->ctrl.len != ARM_BREAKPOINT_LEN_2 && info->ctrl.len != ARM_BREAKPOINT_LEN_4) return -EINVAL; @@ -492,7 +492,7 @@ int arch_validate_hwbkpt_settings(struct perf_event *bp) * AArch32 tasks expect some simple alignment fixups, so emulate * that here. */ - if (is_compat_bp(bp)) { + if (is_a32_compat_bp(bp)) { if (info->ctrl.len == ARM_BREAKPOINT_LEN_8) alignment_mask = 0x7; else @@ -679,7 +679,7 @@ static int watchpoint_handler(unsigned long addr, unsigned int esr, info = counter_arch_bp(wp); /* AArch32 watchpoints are either 4 or 8 bytes aligned. */ - if (is_compat_task()) { + if (is_a32_compat_task()) { if (info->ctrl.len == ARM_BREAKPOINT_LEN_8) alignment_mask = 0x7; else diff --git a/arch/arm64/kernel/perf_regs.c b/arch/arm64/kernel/perf_regs.c index 3f62b35..a79058f 100644 --- a/arch/arm64/kernel/perf_regs.c +++ b/arch/arm64/kernel/perf_regs.c @@ -45,7 +45,7 @@ int perf_reg_validate(u64 mask) u64 perf_reg_abi(struct task_struct *task) { - if (is_compat_thread(task_thread_info(task))) + if (is_a32_compat_thread(task_thread_info(task))) return PERF_SAMPLE_REGS_ABI_32; else return PERF_SAMPLE_REGS_ABI_64; diff --git a/arch/arm64/kernel/process.c b/arch/arm64/kernel/process.c index 6cd2612..c008ec8 100644 --- a/arch/arm64/kernel/process.c +++ b/arch/arm64/kernel/process.c @@ -47,7 +47,6 @@ #include #include -#include #include #include #include @@ -204,7 +203,7 @@ static void tls_thread_flush(void) { asm ("msr tpidr_el0, xzr"); - if (is_compat_task()) { + if (is_a32_compat_task()) { current->thread.tp_value = 0; /* @@ -256,7 +255,7 @@ int copy_thread(unsigned long clone_flags, unsigned long stack_start, asm("mrs %0, tpidr_el0" : "=r" (*task_user_tls(p))); if (stack_start) { - if (is_compat_thread(task_thread_info(p))) + if (is_a32_compat_thread(task_thread_info(p))) childregs->compat_sp = stack_start; else childregs->sp = stack_start; @@ -293,7 +292,7 @@ static void tls_thread_switch(struct task_struct *next) *task_user_tls(current) = tpidr; tpidr = *task_user_tls(next); - tpidrro = is_compat_thread(task_thread_info(next)) ? + tpidrro = is_a32_compat_thread(task_thread_info(next)) ? next->thread.tp_value : 0; asm( diff --git a/arch/arm64/kernel/ptrace.c b/arch/arm64/kernel/ptrace.c index aa79e81..38a09338 100644 --- a/arch/arm64/kernel/ptrace.c +++ b/arch/arm64/kernel/ptrace.c @@ -38,7 +38,6 @@ #include #include -#include #include #include #include @@ -85,7 +84,7 @@ static void ptrace_hbptriggered(struct perf_event *bp, #ifdef CONFIG_AARCH32_EL0 int i; - if (!is_compat_task()) + if (!is_a32_compat_task()) goto send_sig; for (i = 0; i < ARM_MAX_BRP; ++i) { @@ -1203,9 +1202,9 @@ const struct user_regset_view *task_user_regset_view(struct task_struct *task) * 32-bit children use an extended user_aarch32_ptrace_view to allow * access to the TLS register. */ - if (is_compat_task()) + if (is_a32_compat_task()) return &user_aarch32_view; - else if (is_compat_thread(task_thread_info(task))) + else if (is_a32_compat_thread(task_thread_info(task))) return &user_aarch32_ptrace_view; #endif return &user_aarch64_view; @@ -1232,7 +1231,7 @@ static void tracehook_report_syscall(struct pt_regs *regs, * A scratch register (ip(r12) on AArch32, x7 on AArch64) is * used to denote syscall entry/exit: */ - regno = (is_compat_task() ? 12 : 7); + regno = (is_a32_compat_task() ? 12 : 7); saved_reg = regs->regs[regno]; regs->regs[regno] = dir; @@ -1343,7 +1342,7 @@ int valid_user_regs(struct user_pt_regs *regs, struct task_struct *task) if (!test_tsk_thread_flag(task, TIF_SINGLESTEP)) regs->pstate &= ~DBG_SPSR_SS; - if (is_compat_thread(task_thread_info(task))) + if (is_a32_compat_thread(task_thread_info(task))) return valid_compat_regs(regs); else return valid_native_regs(regs); diff --git a/arch/arm64/kernel/signal.c b/arch/arm64/kernel/signal.c index a8eafdb..be02f65 100644 --- a/arch/arm64/kernel/signal.c +++ b/arch/arm64/kernel/signal.c @@ -276,7 +276,7 @@ static int setup_rt_frame(int usig, struct ksignal *ksig, sigset_t *set, static void setup_restart_syscall(struct pt_regs *regs) { - if (is_compat_task()) + if (is_a32_compat_task()) compat_setup_restart_syscall(regs); else regs->regs[8] = __NR_restart_syscall; @@ -295,7 +295,7 @@ static void handle_signal(struct ksignal *ksig, struct pt_regs *regs) /* * Set up the stack frame */ - if (is_compat_task()) { + if (is_a32_compat_task()) { if (ksig->ka.sa.sa_flags & SA_SIGINFO) ret = compat_setup_rt_frame(usig, ksig, oldset, regs); else diff --git a/arch/arm64/kernel/traps.c b/arch/arm64/kernel/traps.c index 973faec..d77be17 100644 --- a/arch/arm64/kernel/traps.c +++ b/arch/arm64/kernel/traps.c @@ -18,6 +18,7 @@ */ #include +#include #include #include #include @@ -411,7 +412,7 @@ asmlinkage long do_ni_syscall(struct pt_regs *regs) { #ifdef CONFIG_AARCH32_EL0 long ret; - if (is_compat_task()) { + if (is_a32_compat_task()) { ret = compat_arm_syscall(regs); if (ret != -ENOSYS) return ret;