From patchwork Thu Jul 25 14:42:58 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kamil Konieczny X-Patchwork-Id: 169721 Delivered-To: patch@linaro.org Received: by 2002:a92:4782:0:0:0:0:0 with SMTP id e2csp11738483ilk; Thu, 25 Jul 2019 07:43:31 -0700 (PDT) X-Google-Smtp-Source: APXvYqyuPW9ujOpN14zXO+sh3wunfRHnF97T1He+JsRK+3fuzvgOBnDSRpp8+np7z5XHmLe1z6n2 X-Received: by 2002:a65:43c2:: with SMTP id n2mr86626916pgp.110.1564065811766; Thu, 25 Jul 2019 07:43:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1564065811; cv=none; d=google.com; s=arc-20160816; b=a9vw6fGPlM3Ngi495Ol+Q6SNFEIjgBYeAbeb3ARRaVYuHdDRnSANk7G/1pSEWUTIFY g+lVRLtqgkaXgo1GYNE4sZdFW9/+JxS+ODIm18gV/0M6s9TnJihrkrL0jQKhjKxA8qiy VuW1n97JZn7f785fzwU9bmQxTiCCFXVBidZTzPVJT6pMuvmj4evi1gIMeUYqs8d9dw54 rMgUqgZAGcBFJXRYnZyY9ND/wYh09o9R9Ltst1bqF+ihRfsIE3JZGtxgdDWoABcxUut5 2dmn5l+DliOVDpJzNUnd39bnSl5MmCCI63UUNyb9XgSVrM4cODPYnShTEa3QsWqwZ0MY Cl+A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:cms-type :content-transfer-encoding:mime-version:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:dkim-filter; bh=MPIjTyHieD2gGpsaXd2KwE9jDzTxd4a6XuBnBOBEIew=; b=GqJ+/nvA95KmrX186VP2kQANbLTbLgj1BvT+4AwaiI0BO9LsrFLIQ1vK32lipmtgBI opTtxCe/dDkDoik3p+4Hi2d8UKmPji3TX48heelW6DNjjfZReDYMQKNBfqMQT4fIC2H+ hU8+4SLt9Kb5AscglYB+1o/NERx64pR5o5EycFn9rnhzTcPXehX8s9Ut0B4P6El6IBn1 KZiGu90egaV9smmb7smBl2K1MfkKkWDzXcqWYRYC2h+Hv/ebVnFQ3vp6A/I4TIbDy8Sy fadH8Tlahmjp+VOYHO48ObzPhZT2/ycVw+bzo05kYNh6ouKRW6c5RNIw0+KU/XZqORMt V1WA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@samsung.com header.s=mail20170921 header.b=ooBgOqOn; spf=pass (google.com: best guess record for domain of linux-samsung-soc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-samsung-soc-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=samsung.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id r4si23171725pfg.26.2019.07.25.07.43.31; Thu, 25 Jul 2019 07:43:31 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-samsung-soc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@samsung.com header.s=mail20170921 header.b=ooBgOqOn; spf=pass (google.com: best guess record for domain of linux-samsung-soc-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-samsung-soc-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=samsung.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2388302AbfGYOnb (ORCPT + 3 others); Thu, 25 Jul 2019 10:43:31 -0400 Received: from mailout1.w1.samsung.com ([210.118.77.11]:50406 "EHLO mailout1.w1.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729173AbfGYOna (ORCPT ); Thu, 25 Jul 2019 10:43:30 -0400 Received: from eucas1p1.samsung.com (unknown [182.198.249.206]) by mailout1.w1.samsung.com (KnoxPortal) with ESMTP id 20190725144328euoutp010074ddb21a50c9c28135e8935257c6ab~0rZDc6oqs2885228852euoutp01E for ; Thu, 25 Jul 2019 14:43:28 +0000 (GMT) DKIM-Filter: OpenDKIM Filter v2.11.0 mailout1.w1.samsung.com 20190725144328euoutp010074ddb21a50c9c28135e8935257c6ab~0rZDc6oqs2885228852euoutp01E DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=samsung.com; s=mail20170921; t=1564065808; bh=MPIjTyHieD2gGpsaXd2KwE9jDzTxd4a6XuBnBOBEIew=; h=From:To:Cc:Subject:Date:In-Reply-To:References:From; b=ooBgOqOnzO7EXVg1IC3xJvaP1B3fCvzS7dDu63DAXZoS52Beukh1ScubKI1A2Q+Rg G0ijxxAeHizFm8u/Xmj1Fp6/9yJZr0P4kay+L/7MuSnnaLiwS4JQzu17TSkOpnI2tU cChS4Z9XhCmU/tNTBVaNccx/0XL2vYYyoGdBPG1Y= Received: from eusmges2new.samsung.com (unknown [203.254.199.244]) by eucas1p1.samsung.com (KnoxPortal) with ESMTP id 20190725144327eucas1p1d776dde6d9dc22f91efe2178e1c7b333~0rZCp0O-71363913639eucas1p1l; Thu, 25 Jul 2019 14:43:27 +0000 (GMT) Received: from eucas1p1.samsung.com ( [182.198.249.206]) by eusmges2new.samsung.com (EUCPMTA) with SMTP id DC.CA.04377.F00C93D5; Thu, 25 Jul 2019 15:43:27 +0100 (BST) Received: from eusmtrp1.samsung.com (unknown [182.198.249.138]) by eucas1p2.samsung.com (KnoxPortal) with ESMTPA id 20190725144326eucas1p29087ad57d52c5978525bcfb050d1a0e6~0rZB68VJ41681816818eucas1p2R; Thu, 25 Jul 2019 14:43:26 +0000 (GMT) Received: from eusmgms1.samsung.com (unknown [182.198.249.179]) by eusmtrp1.samsung.com (KnoxPortal) with ESMTP id 20190725144326eusmtrp1536e6e2424dba4f504625bd025c44389~0rZBs13CY0724307243eusmtrp1D; Thu, 25 Jul 2019 14:43:26 +0000 (GMT) X-AuditID: cbfec7f4-12dff70000001119-96-5d39c00f8ecf Received: from eusmtip1.samsung.com ( [203.254.199.221]) by eusmgms1.samsung.com (EUCPMTA) with SMTP id 8F.2E.04146.E00C93D5; Thu, 25 Jul 2019 15:43:26 +0100 (BST) Received: from AMDC3218.DIGITAL.local (unknown [106.120.51.18]) by eusmtip1.samsung.com (KnoxPortal) with ESMTPA id 20190725144325eusmtip1e67b1c878f367b113fca353930459434~0rZA8xHa30248702487eusmtip1E; Thu, 25 Jul 2019 14:43:25 +0000 (GMT) From: k.konieczny@partner.samsung.com To: k.konieczny@partner.samsung.com Cc: Marek Szyprowski , Bartlomiej Zolnierkiewicz , Chanwoo Choi , Krzysztof Kozlowski , Kukjin Kim , Kyungmin Park , Mark Rutland , MyungJoo Ham , Nishanth Menon , Rob Herring , Stephen Boyd , Viresh Kumar , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-pm@vger.kernel.org, linux-samsung-soc@vger.kernel.org Subject: [PATCH v4 3/5] ARM: dts: exynos: add initial data for coupled regulators for Exynos5422/5800 Date: Thu, 25 Jul 2019 16:42:58 +0200 Message-Id: <20190725144300.25014-4-k.konieczny@partner.samsung.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20190725144300.25014-1-k.konieczny@partner.samsung.com> MIME-Version: 1.0 X-Brightmail-Tracker: H4sIAAAAAAAAA01Se0gTcRzvd7fbnavZOYX90tCahBaoGVm/SKTIYEVBQYFUUkvPKeqUnY+y P/KxnFmppOEjsYdJY/jIV8pMSV1uYW6KotIoDLWHzSx8oFiubafUf5/7fl6/DxyFiyyEJxWn SGGUClmChC/gvexbMQVsfX0ocm9hOR81ljUQaGzhC4Ee6U0EKuiyAVQ4+R1HZvMLEg1kW0nU NDlKoGFdJR/N39MDVGbuwlCd/gOJasaGMGTJ0vCRdXkAQ7c69SRaG23koeaJPv4RkbS2qhZI m7S3+dLmZzel3T9eYdKCFi2QGsbbMOl8k/cZ8oIgNJpJiEtjlEFhVwSxxrnTycbQa5WPrWQm GA/MBy4UpPdDjfEJcGARrQFw2XqJwwsAFmk25wOBHc8D+MaSS24YjMslPE70HMBKM8uJ7Ab1 ohpzEHx6F2wp++Y0eNC+sPhjKe4Q4fQKD/brcggH4U7L4XuLyVnNsxss6hmnQUiHw+aSRYxr 84G32zucbS70cfgnqw5wGjf4tnzKecftmpzWh84CSM+ScDLbaA+i7B/hcKTUk8txhzOGlvUF 22F/8V0eh9Ph9JMCkvOqAJxQ/1onDsNewxDhyMHp3bBBF8Sdj8IVXSHg4l3h+Kwb9wRXeP+l Y6PjLIR5uSJOHQCrbO8IDnvBfFv9OpbCtvkasgjsrPhvTMV/Yyr+9T4GuBaImVQ2Uc6w+xRM eiArS2RTFfLAqKTEJmD/5frXDAvtQPf7ag+gKSDZIvTXHooUEbI09npiD4AULvEQtrbbT8Jo 2fUMRpl0WZmawLA9wIviScTCG5smLopouSyFiWeYZEa5wWKUi2cmiPksiw/3p2u1rsW7DGJc 4fcAGxE3o59zPtXV2yhlUWwYvhThPWWtS11KqbfNrQb3nt6WhWLFORk1W6jzwydOVu+YSfA7 FvI05kOl6o7Cfcx8avWc3K87IqTzq++EZnp2VJU3GX/wU0eXyd33wMjdqLO7I6JUB60xz9Vx g4MZ+yU8NlYWvAdXsrK/GhdGv24DAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFjrLIsWRmVeSWpSXmKPExsVy+t/xu7p8ByxjDb78E7HYOGM9q8X1L89Z LeYfOcdq0bfvP6NF/+PXzBbnz29gtzjb9IbdYtPja6wWl3fNYbP43HuE0WLG+X1MFmuP3GW3 WHr9IpPF7cYVbBZvfpxlsmjde4Td4t+1jSwWmx8cY3MQ8lgzbw2jx6ZVnWwem5fUexx8t4fJ o2/LKkaP4ze2M3l83iQXwB6lZ1OUX1qSqpCRX1xiqxRtaGGkZ2hpoWdkYqlnaGwea2VkqqRv Z5OSmpNZllqkb5egl3HivW/BCZuKOQvesDcw3tDrYuTkkBAwkTjxYwpLFyMXh5DAUkaJP5ff MEIkpCUaT69mgrCFJf5c62KDKPrEKHG7eTszSIJNQFViy4yX7CC2iICyxOR705lBipgFOlkl lkz6C5YQFkiVODtrExuIzQLUcLv9FVicV8BFYvOUr1Ab5CU6d+xmAbE5BVwl/jauBbtCCKim sf8YI0S9oMTJmU/AapiB6pu3zmaewCgwC0lqFpLUAkamVYwiqaXFuem5xYZ6xYm5xaV56XrJ +bmbGIFRue3Yz807GC9tDD7EKMDBqMTDe2G5ZawQa2JZcWXuIUYJDmYlEd6tO4BCvCmJlVWp RfnxRaU5qcWHGE2BnpjILCWanA9MGHkl8YamhuYWlobmxubGZhZK4rwdAgdjhATSE0tSs1NT C1KLYPqYODilGhhnaAYYRbPVPE2um95aysIZqDVp8TG5pOxHByzyJNvin0hJL3r8bHf0oefb Z3pk9OjwzLyodNl7VsYebtP5D0MmWR+w2BtoNHVb1VFVtaaiU9u5ba0YN+hL5oZHhxiYiHH9 Oyn5LLk8rcQsS6xnyvEzfKfnfis6IpI0K/HQtYVangsvdb76dEyJpTgj0VCLuag4EQBUdjvH 4AIAAA== X-CMS-MailID: 20190725144326eucas1p29087ad57d52c5978525bcfb050d1a0e6 X-Msg-Generator: CA X-RootMTR: 20190725144326eucas1p29087ad57d52c5978525bcfb050d1a0e6 X-EPHeader: CA CMS-TYPE: 201P X-CMS-RootMailID: 20190725144326eucas1p29087ad57d52c5978525bcfb050d1a0e6 References: <20190725144300.25014-1-k.konieczny@partner.samsung.com> Sender: linux-samsung-soc-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-samsung-soc@vger.kernel.org From: Marek Szyprowski Declare Exynos5422/5800 voltage ranges for opp points for big cpu core and bus wcore and couple their voltage supllies as vdd_arm and vdd_int should be in 300mV range. Signed-off-by: Marek Szyprowski [k.konieczny: add missing patch description] Signed-off-by: Kamil Konieczny Reviewed-by: Chanwoo Choi --- arch/arm/boot/dts/exynos5420.dtsi | 34 +++++++++---------- arch/arm/boot/dts/exynos5422-odroid-core.dtsi | 4 +++ arch/arm/boot/dts/exynos5800-peach-pi.dts | 4 +++ arch/arm/boot/dts/exynos5800.dtsi | 32 ++++++++--------- 4 files changed, 41 insertions(+), 33 deletions(-) -- 2.22.0 diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi index 5fb2326875dc..0cbf74750553 100644 --- a/arch/arm/boot/dts/exynos5420.dtsi +++ b/arch/arm/boot/dts/exynos5420.dtsi @@ -48,62 +48,62 @@ opp-shared; opp-1800000000 { opp-hz = /bits/ 64 <1800000000>; - opp-microvolt = <1250000>; + opp-microvolt = <1250000 1250000 1500000>; clock-latency-ns = <140000>; }; opp-1700000000 { opp-hz = /bits/ 64 <1700000000>; - opp-microvolt = <1212500>; + opp-microvolt = <1212500 1212500 1500000>; clock-latency-ns = <140000>; }; opp-1600000000 { opp-hz = /bits/ 64 <1600000000>; - opp-microvolt = <1175000>; + opp-microvolt = <1175000 1175000 1500000>; clock-latency-ns = <140000>; }; opp-1500000000 { opp-hz = /bits/ 64 <1500000000>; - opp-microvolt = <1137500>; + opp-microvolt = <1137500 1137500 1500000>; clock-latency-ns = <140000>; }; opp-1400000000 { opp-hz = /bits/ 64 <1400000000>; - opp-microvolt = <1112500>; + opp-microvolt = <1112500 1112500 1500000>; clock-latency-ns = <140000>; }; opp-1300000000 { opp-hz = /bits/ 64 <1300000000>; - opp-microvolt = <1062500>; + opp-microvolt = <1062500 1062500 1500000>; clock-latency-ns = <140000>; }; opp-1200000000 { opp-hz = /bits/ 64 <1200000000>; - opp-microvolt = <1037500>; + opp-microvolt = <1037500 1037500 1500000>; clock-latency-ns = <140000>; }; opp-1100000000 { opp-hz = /bits/ 64 <1100000000>; - opp-microvolt = <1012500>; + opp-microvolt = <1012500 1012500 1500000>; clock-latency-ns = <140000>; }; opp-1000000000 { opp-hz = /bits/ 64 <1000000000>; - opp-microvolt = < 987500>; + opp-microvolt = < 987500 987500 1500000>; clock-latency-ns = <140000>; }; opp-900000000 { opp-hz = /bits/ 64 <900000000>; - opp-microvolt = < 962500>; + opp-microvolt = < 962500 962500 1500000>; clock-latency-ns = <140000>; }; opp-800000000 { opp-hz = /bits/ 64 <800000000>; - opp-microvolt = < 937500>; + opp-microvolt = < 937500 937500 1500000>; clock-latency-ns = <140000>; }; opp-700000000 { opp-hz = /bits/ 64 <700000000>; - opp-microvolt = < 912500>; + opp-microvolt = < 912500 912500 1500000>; clock-latency-ns = <140000>; }; }; @@ -1100,23 +1100,23 @@ opp00 { opp-hz = /bits/ 64 <84000000>; - opp-microvolt = <925000>; + opp-microvolt = <925000 925000 1400000>; }; opp01 { opp-hz = /bits/ 64 <111000000>; - opp-microvolt = <950000>; + opp-microvolt = <950000 950000 1400000>; }; opp02 { opp-hz = /bits/ 64 <222000000>; - opp-microvolt = <950000>; + opp-microvolt = <950000 950000 1400000>; }; opp03 { opp-hz = /bits/ 64 <333000000>; - opp-microvolt = <950000>; + opp-microvolt = <950000 950000 1400000>; }; opp04 { opp-hz = /bits/ 64 <400000000>; - opp-microvolt = <987500>; + opp-microvolt = <987500 987500 1400000>; }; }; diff --git a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi index 25d95de15c9b..65d094256b54 100644 --- a/arch/arm/boot/dts/exynos5422-odroid-core.dtsi +++ b/arch/arm/boot/dts/exynos5422-odroid-core.dtsi @@ -428,6 +428,8 @@ regulator-max-microvolt = <1500000>; regulator-always-on; regulator-boot-on; + regulator-coupled-with = <&buck3_reg>; + regulator-coupled-max-spread = <300000>; }; buck3_reg: BUCK3 { @@ -436,6 +438,8 @@ regulator-max-microvolt = <1400000>; regulator-always-on; regulator-boot-on; + regulator-coupled-with = <&buck2_reg>; + regulator-coupled-max-spread = <300000>; }; buck4_reg: BUCK4 { diff --git a/arch/arm/boot/dts/exynos5800-peach-pi.dts b/arch/arm/boot/dts/exynos5800-peach-pi.dts index e0f470fe54c8..5c1e965ed7e9 100644 --- a/arch/arm/boot/dts/exynos5800-peach-pi.dts +++ b/arch/arm/boot/dts/exynos5800-peach-pi.dts @@ -257,6 +257,8 @@ regulator-always-on; regulator-boot-on; regulator-ramp-delay = <12500>; + regulator-coupled-with = <&buck3_reg>; + regulator-coupled-max-spread = <300000>; regulator-state-mem { regulator-off-in-suspend; }; @@ -269,6 +271,8 @@ regulator-always-on; regulator-boot-on; regulator-ramp-delay = <12500>; + regulator-coupled-with = <&buck2_reg>; + regulator-coupled-max-spread = <300000>; regulator-state-mem { regulator-off-in-suspend; }; diff --git a/arch/arm/boot/dts/exynos5800.dtsi b/arch/arm/boot/dts/exynos5800.dtsi index 57d3b319fd65..2a74735d161c 100644 --- a/arch/arm/boot/dts/exynos5800.dtsi +++ b/arch/arm/boot/dts/exynos5800.dtsi @@ -22,61 +22,61 @@ &cluster_a15_opp_table { opp-1700000000 { - opp-microvolt = <1250000>; + opp-microvolt = <1250000 1250000 1500000>; }; opp-1600000000 { - opp-microvolt = <1250000>; + opp-microvolt = <1250000 1250000 1500000>; }; opp-1500000000 { - opp-microvolt = <1100000>; + opp-microvolt = <1100000 1100000 1500000>; }; opp-1400000000 { - opp-microvolt = <1100000>; + opp-microvolt = <1100000 1100000 1500000>; }; opp-1300000000 { - opp-microvolt = <1100000>; + opp-microvolt = <1100000 1100000 1500000>; }; opp-1200000000 { - opp-microvolt = <1000000>; + opp-microvolt = <1000000 1000000 1500000>; }; opp-1100000000 { - opp-microvolt = <1000000>; + opp-microvolt = <1000000 1000000 1500000>; }; opp-1000000000 { - opp-microvolt = <1000000>; + opp-microvolt = <1000000 1000000 1500000>; }; opp-900000000 { - opp-microvolt = <1000000>; + opp-microvolt = <1000000 1000000 1500000>; }; opp-800000000 { - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; }; opp-700000000 { - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; }; opp-600000000 { opp-hz = /bits/ 64 <600000000>; - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; clock-latency-ns = <140000>; }; opp-500000000 { opp-hz = /bits/ 64 <500000000>; - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; clock-latency-ns = <140000>; }; opp-400000000 { opp-hz = /bits/ 64 <400000000>; - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; clock-latency-ns = <140000>; }; opp-300000000 { opp-hz = /bits/ 64 <300000000>; - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; clock-latency-ns = <140000>; }; opp-200000000 { opp-hz = /bits/ 64 <200000000>; - opp-microvolt = <900000>; + opp-microvolt = <900000 900000 1500000>; clock-latency-ns = <140000>; }; };