From patchwork Thu Mar 14 01:10:42 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 780335 Received: from mail-lj1-f173.google.com (mail-lj1-f173.google.com [209.85.208.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 8EFCCEDE for ; Thu, 14 Mar 2024 01:10:48 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710378650; cv=none; b=ZSkLmnMcpeBL3BhTr27JPMmrJ+jcVgAzYlQL8CawmUPftn60DSDnbX/5IThl8ZmOVoi1O4CGGwyLuH8TP1QvulyUKkQzzaNc4FzK3dc3NqvZdc3Rsi4CpzSzbmVcl6ALeFONni8nW+pxCmd5i2jhfZNJTG8mokdcESuolLodeR0= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710378650; c=relaxed/simple; bh=XB5qQZ6AM1gMdqH09M2m8W3Q7FcCw/TC5ffKreIP0Lc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=oVZm/UXjKPT3zry8xlKMwdA8etqg2QLtQPVFnbr6K0yYrHfAvqwLmiX7NZHybpuMBLDSncV5KMHWjKjGGcsOWE9FvvbqK8cRFA4TLL4zcFLbL+sm7VmtU1HjvH1In1jtMUcKihymqWeke8a9kEmUlSXIf3YKOhcwEi2rjYUo4B8= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=t9AgWM2K; arc=none smtp.client-ip=209.85.208.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="t9AgWM2K" Received: by mail-lj1-f173.google.com with SMTP id 38308e7fff4ca-2d204e102a9so4726261fa.0 for ; Wed, 13 Mar 2024 18:10:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1710378647; x=1710983447; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=H05lkKyWbPVJPRRlJwmLAAiEv2sm+h09AW5BdkwY1QU=; b=t9AgWM2Kv8MWLh/HUzn9swDPH+XE0WjCZEegtTwGUq9CkvkqsT15gVRQ5oR27FyqBA NIhqioPbRHLgoUPWD/XRcHmOTUMmSz12nZ3cEP/KDVERby/fERtoHB4hVqBdISG688lD FvSmxxprnWC/q5gvaLtzUyJnah5/uZzR+OUf9i3X3eJBVQtQJ7sdZpAdXrM6E/dRR42c AjLlXs3cJ146foggLuW9vP1csfLXZo0IrKmmiwFBbfNe34Rs1NQI1vyZd6c88Y+CxUhQ xk5NGdilYWvusiwd8NUmIZrdau64eInqs4Z0KTtK25ev/ccvwYdGsf2PJJ1oPBRiIJ2j r1lw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710378647; x=1710983447; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=H05lkKyWbPVJPRRlJwmLAAiEv2sm+h09AW5BdkwY1QU=; b=CTpFZHABTdgnUHIB8jd+h93UOjQLxIRKe1r/0LhsL96Cs7P3OxZNN8jZidpsXysGsG wEm2fi9NSjWufBujlXu9Dxlx3I1OFDi7esz2FH0y7pVHTMV7M43NJ4mP2wkoZsQ1WGPb 2nm0YKGKkqK3+w+hwnV/WxBvmgi8p0MK2kKpgJAEEXj+2Rd6L4QyHIv142QRf44ArOLZ 4dqTTgReT/JcQ24itERb058YPldhuk57jkKFYIy6+t/ZwvkN7Tq3uPmxwacxa920OZQ4 FTlobU9gPgnNpI5A+95YsdSw4u2g/tZs4jEhL1i3Fqt0E6J270cMwejWEtYXqTDgYuB0 boTQ== X-Gm-Message-State: AOJu0YxrokfrnmlOGJeFA7U9+dBp2wGldnrx6kVOdNcJaYjYrWJKgdwk FG/QXWuikwWEpxWUy1jX8HKUThF3bFqdU57xOxky/b59x52rSklY58hOuEwgofqZPpfmBsj0V+k j X-Google-Smtp-Source: AGHT+IGW4KP56dB8kSZt72D48OJV+VAsUXapGyd7phHEUjL0KU73SEVc2EAO3GOCJO0b2LhW1PtD8Q== X-Received: by 2002:a2e:be83:0:b0:2d4:64b1:25e2 with SMTP id a3-20020a2ebe83000000b002d464b125e2mr124380ljr.44.1710378646791; Wed, 13 Mar 2024 18:10:46 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id u19-20020a2e91d3000000b002d2ab6ae675sm48917ljg.137.2024.03.13.18.10.46 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Mar 2024 18:10:46 -0700 (PDT) From: Dmitry Baryshkov Date: Thu, 14 Mar 2024 03:10:42 +0200 Subject: [PATCH v3 2/5] drm/msm/dpu: core_perf: extract bandwidth aggregation function Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240314-dpu-perf-rework-v3-2-79fa4e065574@linaro.org> References: <20240314-dpu-perf-rework-v3-0-79fa4e065574@linaro.org> In-Reply-To: <20240314-dpu-perf-rework-v3-0-79fa4e065574@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Daniel Vetter , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=2547; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=XB5qQZ6AM1gMdqH09M2m8W3Q7FcCw/TC5ffKreIP0Lc=; b=owGbwMvMwMXYbdNlx6SpcZXxtFoSQ+onv0kXr8re+i35+SlTdqBy1spZr5luMYQ+snYTuNj6O 6JZfClnJ6MxCwMjF4OsmCKLT0HL1JhNyWEfdkythxnEygQyhYGLUwAmkqbI/ovJbPuPd+LrnBLP Tzjj+pppSZDAq3k2HdHLK9qCywxrw9/c6V5y+t237E2zk/2+xlQpRP5e/OeBUA1v0IEpz1feM4h Z0R9XlnT6WMya/UpCbr7JgUZyu1Vsi8sXZib8047gDkg6qL4pdXlnwIOde01Xzlg+02oh27aUe4 b7uqYtEyh+v8aSyYHbS2We+vwJ3HosssyhCXUZH0z/Jkm0q7PtrHoZ773c8ADLA8kbp45YF0XUH Gwp0GNJdcn9u9BOVb3z/6f+O7ZzjFIu2QpM+CKa1md/rLSNaVFz3mnrHfxSCVHuJWzHygWzAo+J Razje3jyZcabDgb/JtE3vgkf/eR+typM5tRJqTm8aW4mAA== X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A In preparation to refactoring the dpu_core_perf debugfs interface, extract the bandwidth aggregation function from _dpu_core_perf_crtc_update_bus(). Signed-off-by: Dmitry Baryshkov Reviewed-by: Abhinav Kumar --- drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c | 45 +++++++++++++++------------ 1 file changed, 25 insertions(+), 20 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c index 68fae048a9a8..87b892069526 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c @@ -204,36 +204,41 @@ int dpu_core_perf_crtc_check(struct drm_crtc *crtc, return 0; } -static int _dpu_core_perf_crtc_update_bus(struct dpu_kms *kms, - struct drm_crtc *crtc) +static void dpu_core_perf_aggregate(struct drm_device *ddev, + enum dpu_crtc_client_type curr_client_type, + struct dpu_core_perf_params *perf) { - struct dpu_core_perf_params perf = { 0 }; - enum dpu_crtc_client_type curr_client_type - = dpu_crtc_get_client_type(crtc); - struct drm_crtc *tmp_crtc; struct dpu_crtc_state *dpu_cstate; - int i, ret = 0; - u64 avg_bw; - - if (!kms->num_paths) - return 0; + struct drm_crtc *tmp_crtc; - drm_for_each_crtc(tmp_crtc, crtc->dev) { + drm_for_each_crtc(tmp_crtc, ddev) { if (tmp_crtc->enabled && - curr_client_type == - dpu_crtc_get_client_type(tmp_crtc)) { + curr_client_type == dpu_crtc_get_client_type(tmp_crtc)) { dpu_cstate = to_dpu_crtc_state(tmp_crtc->state); - perf.max_per_pipe_ib = max(perf.max_per_pipe_ib, - dpu_cstate->new_perf.max_per_pipe_ib); + perf->max_per_pipe_ib = max(perf->max_per_pipe_ib, + dpu_cstate->new_perf.max_per_pipe_ib); - perf.bw_ctl += dpu_cstate->new_perf.bw_ctl; + perf->bw_ctl += dpu_cstate->new_perf.bw_ctl; - DRM_DEBUG_ATOMIC("crtc=%d bw=%llu paths:%d\n", - tmp_crtc->base.id, - dpu_cstate->new_perf.bw_ctl, kms->num_paths); + DRM_DEBUG_ATOMIC("crtc=%d bw=%llu\n", + tmp_crtc->base.id, + dpu_cstate->new_perf.bw_ctl); } } +} + +static int _dpu_core_perf_crtc_update_bus(struct dpu_kms *kms, + struct drm_crtc *crtc) +{ + struct dpu_core_perf_params perf = { 0 }; + int i, ret = 0; + u64 avg_bw; + + if (!kms->num_paths) + return 0; + + dpu_core_perf_aggregate(crtc->dev, dpu_crtc_get_client_type(crtc), &perf); avg_bw = perf.bw_ctl; do_div(avg_bw, (kms->num_paths * 1000)); /*Bps_to_icc*/ From patchwork Thu Mar 14 01:10:44 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 780334 Received: from mail-lj1-f173.google.com (mail-lj1-f173.google.com [209.85.208.173]) (using TLSv1.2 with cipher ECDHE-RSA-AES128-GCM-SHA256 (128/128 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id B4F1A4683 for ; Thu, 14 Mar 2024 01:10:50 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=209.85.208.173 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710378652; cv=none; b=LWJ0gcsjqaDyQ11cXIW/r13YqBLNCXszBodRpPS7HL8XkUlClueEff6bKnE4a19/NEDs3tqNrQSw7sYmEMalrNH6FROi+hAT7jMLwA8hiiWM0aX/k/E1V5WoWjaKzE8643MDqne9PCGFOHPjN26295bVFJ/UGVU3jQ4BdMQD8qI= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1710378652; c=relaxed/simple; bh=YsE1Cp7o2/VYepcndYMfJwYo6XOZZyfG72U7gsT/rjc=; h=From:Date:Subject:MIME-Version:Content-Type:Message-Id:References: In-Reply-To:To:Cc; b=Q00rfHiJfgDNkaOq6fmf0f4YkqJps0iGPx6akEymFl/No0jkg2u5sCZycgVIwRPnGc9xZf3miB/lKKYzIvNMwXs37zVgbvmfDL8pxg9UMZjNPR0ij4b5EdD4qhJCxMvbVKUd1MbXn9RHSSNW574WVvGCg+4JyZXZ+HmpfOq/afY= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org; spf=pass smtp.mailfrom=linaro.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b=Q4nCVVLK; arc=none smtp.client-ip=209.85.208.173 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=linaro.org Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="Q4nCVVLK" Received: by mail-lj1-f173.google.com with SMTP id 38308e7fff4ca-2d476d7972aso3470821fa.1 for ; Wed, 13 Mar 2024 18:10:50 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1710378649; x=1710983449; darn=vger.kernel.org; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:from:to:cc:subject:date:message-id :reply-to; bh=vIoXYbu3MygYy7U6DbcLTmPcPWwgndAXgG/VdYHaBOk=; b=Q4nCVVLKM8ivoWVYz79eNSz0Sn8W7P7I2aoYEY0nf1PUpM29ZtqH4Vk/nRLbf29fcl +Gc1agL0NiIjwKNGOg0z/aiOXjbYcLSlebvVpFEEAjQcZTngLm9c2BsPcluR6nNwLL6e ZvQQABX6WB5sS33ebWLPvfy3cZHaoxnbu0zvlFxGem7NZmfA3Eg7AqZF0TBpEwlCzku1 kzDh9Z3N5iGm7KEXPbGi+6szM0TPuw2+Ba9qS1OEE8HpCVvvJ3OjM5ttKLVkW+u5nWRj qFMJQ+OGe62EwFUfx7DM0FNXl6FiWteBFSFaDMHjzr/XiIej4krEI+CfsztVPG9EVkAE TSuQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1710378649; x=1710983449; h=cc:to:in-reply-to:references:message-id:content-transfer-encoding :mime-version:subject:date:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=vIoXYbu3MygYy7U6DbcLTmPcPWwgndAXgG/VdYHaBOk=; b=IwYODQtGKAhrEMv/MQ0CDzRJ5Zy+Byx5I1SVhVdozjXPLZS0Wsz6hL0u+aJVNVnoIV t+Gt97uXP7K2zTwt/X+eodeHPIainxSAd3b7GODblBfjERQFXQTWZv8kc84BlBkN7USJ zD4abtenWnTjLP+wxvImJLO0Jx7Nm5ilsVMFB8+w98aYftgXqGdDWDnbaDsV3TQv9krt O37rCgK/2+w+m/TUZUU/XEc8dWtHugsws1FCGpUoSkw6iDWOWmRxc/zmpaN1KWRhmBVI xBTu+TUZrADO4JE6DYLAKbds+zg/GMq48owB6Ia7HzWh+hf5EOgSdeBuN4RjEqKX6S74 u6pA== X-Gm-Message-State: AOJu0YwYb8Y/PmGvoM1RfWpOSPstQVzHsFV9j3RI8W72sY2QPvDoxpmb WTp26EPE+XlwbHsPMtZc4U90Ps1wPAJ/owiTWLhgoCk/1K2r9b3w0EyFt9IqLQ4= X-Google-Smtp-Source: AGHT+IGq9lqZjLRsr1HGz2LENujhC5IVIdwuN01iFheK8+jN3o594B/n/y/dYcd1AfeMDzDEuMw/Jg== X-Received: by 2002:a05:651c:204a:b0:2d2:7702:cb74 with SMTP id t10-20020a05651c204a00b002d27702cb74mr120452ljo.20.1710378648902; Wed, 13 Mar 2024 18:10:48 -0700 (PDT) Received: from umbar.lan ([192.130.178.91]) by smtp.gmail.com with ESMTPSA id u19-20020a2e91d3000000b002d2ab6ae675sm48917ljg.137.2024.03.13.18.10.47 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 13 Mar 2024 18:10:48 -0700 (PDT) From: Dmitry Baryshkov Date: Thu, 14 Mar 2024 03:10:44 +0200 Subject: [PATCH v3 4/5] drm/msm/dpu: rework core_perf debugfs overrides Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 Message-Id: <20240314-dpu-perf-rework-v3-4-79fa4e065574@linaro.org> References: <20240314-dpu-perf-rework-v3-0-79fa4e065574@linaro.org> In-Reply-To: <20240314-dpu-perf-rework-v3-0-79fa4e065574@linaro.org> To: Rob Clark , Abhinav Kumar , Sean Paul , Marijn Suijten , David Airlie , Daniel Vetter , Stephen Boyd Cc: linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org X-Mailer: b4 0.13.0 X-Developer-Signature: v=1; a=openpgp-sha256; l=6047; i=dmitry.baryshkov@linaro.org; h=from:subject:message-id; bh=YsE1Cp7o2/VYepcndYMfJwYo6XOZZyfG72U7gsT/rjc=; b=owEBbQGS/pANAwAKAYs8ij4CKSjVAcsmYgBl8k6TPJ73CcFgvbMkQBgykdG8ysiSDjorTTk2D 2TA8Oavs2OJATMEAAEKAB0WIQRMcISVXLJjVvC4lX+LPIo+Aiko1QUCZfJOkwAKCRCLPIo+Aiko 1XZeB/9hmGxD8GltmoQnMnjJdW7u/veufebGarszbXeg4m+VVW5rkTGFgb0bFTynIf1c/OwaEZe XnGALFa1nD5B686QnkBTzXkzo7ZNKrUPU7zqlm2q7BvC/yQiyhb01MgdkdUGvag4u3zge6GxB5D 8Z0gw+Tu//B9vFeS8ipaF803pW+HrVP9TKo7x8xJvljb880oV/VJQ1ZNYShNjzZoULCT8QuwnhN M67C5WVu5khZQABLoytiH3jTHQKUghQe+Q0OBmNcaHM0oAWiSwloVvPoaSKvfUNov5jMSSOZ7X/ kRJfWx/pA+dizwt8eCAuHDifCINGFMaYZqdx2vfT7yW83gE0 X-Developer-Key: i=dmitry.baryshkov@linaro.org; a=openpgp; fpr=8F88381DD5C873E4AE487DA5199BF1243632046A Currently debugfs provides separate 'modes' to override calculated MDP_CLK rate and interconnect bandwidth votes. Change that to allow overriding individual values (e.g. one can override just clock or just average bandwidth vote). Signed-off-by: Dmitry Baryshkov --- drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c | 87 +++------------------------ drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.h | 10 --- 2 files changed, 9 insertions(+), 88 deletions(-) diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c index ff2942a6a678..2e78e57665fc 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.c @@ -17,20 +17,6 @@ #include "dpu_crtc.h" #include "dpu_core_perf.h" -/** - * enum dpu_perf_mode - performance tuning mode - * @DPU_PERF_MODE_NORMAL: performance controlled by user mode client - * @DPU_PERF_MODE_MINIMUM: performance bounded by minimum setting - * @DPU_PERF_MODE_FIXED: performance bounded by fixed setting - * @DPU_PERF_MODE_MAX: maximum value, used for error checking - */ -enum dpu_perf_mode { - DPU_PERF_MODE_NORMAL, - DPU_PERF_MODE_MINIMUM, - DPU_PERF_MODE_FIXED, - DPU_PERF_MODE_MAX -}; - /** * _dpu_core_perf_calc_bw() - to calculate BW per crtc * @perf_cfg: performance configuration @@ -227,18 +213,16 @@ static int _dpu_core_perf_crtc_update_bus(struct dpu_kms *kms, if (!kms->num_paths) return 0; - if (kms->perf.perf_tune.mode == DPU_PERF_MODE_MINIMUM) { - avg_bw = 0; - peak_bw = 0; - } else if (kms->perf.perf_tune.mode == DPU_PERF_MODE_FIXED) { + dpu_core_perf_aggregate(crtc->dev, dpu_crtc_get_client_type(crtc), &perf); + + avg_bw = div_u64(perf.bw_ctl, 1000); /*Bps_to_icc*/ + peak_bw = perf.max_per_pipe_ib; + + if (kms->perf.fix_core_ab_vote) avg_bw = kms->perf.fix_core_ab_vote; - peak_bw = kms->perf.fix_core_ib_vote; - } else { - dpu_core_perf_aggregate(crtc->dev, dpu_crtc_get_client_type(crtc), &perf); - avg_bw = div_u64(perf.bw_ctl, 1000); /*Bps_to_icc*/ - peak_bw = perf.max_per_pipe_ib; - } + if (kms->perf.fix_core_ib_vote) + peak_bw = kms->perf.fix_core_ib_vote; avg_bw /= kms->num_paths; @@ -287,12 +271,9 @@ static u64 _dpu_core_perf_get_core_clk_rate(struct dpu_kms *kms) struct drm_crtc *crtc; struct dpu_crtc_state *dpu_cstate; - if (kms->perf.perf_tune.mode == DPU_PERF_MODE_FIXED) + if (kms->perf.fix_core_clk_rate) return kms->perf.fix_core_clk_rate; - if (kms->perf.perf_tune.mode == DPU_PERF_MODE_MINIMUM) - return kms->perf.max_core_clk_rate; - clk_rate = 0; drm_for_each_crtc(crtc, kms->dev) { if (crtc->enabled) { @@ -402,54 +383,6 @@ int dpu_core_perf_crtc_update(struct drm_crtc *crtc, #ifdef CONFIG_DEBUG_FS -static ssize_t _dpu_core_perf_mode_write(struct file *file, - const char __user *user_buf, size_t count, loff_t *ppos) -{ - struct dpu_core_perf *perf = file->private_data; - u32 perf_mode = 0; - int ret; - - ret = kstrtouint_from_user(user_buf, count, 0, &perf_mode); - if (ret) - return ret; - - if (perf_mode >= DPU_PERF_MODE_MAX) - return -EINVAL; - - if (perf_mode == DPU_PERF_MODE_FIXED) { - DRM_INFO("fix performance mode\n"); - } else if (perf_mode == DPU_PERF_MODE_MINIMUM) { - /* run the driver with max clk and BW vote */ - DRM_INFO("minimum performance mode\n"); - } else if (perf_mode == DPU_PERF_MODE_NORMAL) { - /* reset the perf tune params to 0 */ - DRM_INFO("normal performance mode\n"); - } - perf->perf_tune.mode = perf_mode; - - return count; -} - -static ssize_t _dpu_core_perf_mode_read(struct file *file, - char __user *buff, size_t count, loff_t *ppos) -{ - struct dpu_core_perf *perf = file->private_data; - int len; - char buf[128]; - - len = scnprintf(buf, sizeof(buf), - "mode %d\n", - perf->perf_tune.mode); - - return simple_read_from_buffer(buff, count, ppos, buf, len); -} - -static const struct file_operations dpu_core_perf_mode_fops = { - .open = simple_open, - .read = _dpu_core_perf_mode_read, - .write = _dpu_core_perf_mode_write, -}; - int dpu_core_perf_debugfs_init(struct dpu_kms *dpu_kms, struct dentry *parent) { struct dpu_core_perf *perf = &dpu_kms->perf; @@ -473,8 +406,6 @@ int dpu_core_perf_debugfs_init(struct dpu_kms *dpu_kms, struct dentry *parent) (u32 *)&perf->perf_cfg->min_llcc_ib); debugfs_create_u32("min_dram_ib", 0400, entry, (u32 *)&perf->perf_cfg->min_dram_ib); - debugfs_create_file("perf_mode", 0600, entry, - (u32 *)perf, &dpu_core_perf_mode_fops); debugfs_create_u64("fix_core_clk_rate", 0600, entry, &perf->fix_core_clk_rate); debugfs_create_u64("fix_core_ib_vote", 0600, entry, diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.h b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.h index 4186977390bd..5a3d18ca9555 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.h +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_core_perf.h @@ -24,20 +24,11 @@ struct dpu_core_perf_params { u64 core_clk_rate; }; -/** - * struct dpu_core_perf_tune - definition of performance tuning control - * @mode: performance mode - */ -struct dpu_core_perf_tune { - u32 mode; -}; - /** * struct dpu_core_perf - definition of core performance context * @perf_cfg: Platform-specific performance configuration * @core_clk_rate: current core clock rate * @max_core_clk_rate: maximum allowable core clock rate - * @perf_tune: debug control for performance tuning * @enable_bw_release: debug control for bandwidth release * @fix_core_clk_rate: fixed core clock request in Hz used in mode 2 * @fix_core_ib_vote: fixed core ib vote in bps used in mode 2 @@ -47,7 +38,6 @@ struct dpu_core_perf { const struct dpu_perf_cfg *perf_cfg; u64 core_clk_rate; u64 max_core_clk_rate; - struct dpu_core_perf_tune perf_tune; u32 enable_bw_release; u64 fix_core_clk_rate; u64 fix_core_ib_vote;