From patchwork Mon Aug 28 09:57:23 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Kunihiko Hayashi X-Patchwork-Id: 111134 Delivered-To: patch@linaro.org Received: by 10.140.95.78 with SMTP id h72csp4604297qge; Mon, 28 Aug 2017 02:57:56 -0700 (PDT) X-Received: by 10.101.91.13 with SMTP id y13mr20959pgq.342.1503914276451; Mon, 28 Aug 2017 02:57:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1503914276; cv=none; d=google.com; s=arc-20160816; b=aP/4jNl0Exj06urFtTQbR8EVx0612MVWPMigMdZ7UZ6ULXrJOijlQUcfTvT4cHhzOr 2evIzxpkE826FsE1Ti2Gt+P+GaDmw39MASL8WhPBUp6N5mQOY4cleUaICPDJNJS7ri0X TZBfHFrCESu6MHIKQ0e9Ce2saWNj47u+o8wssPiM5M5/tXRMuzCflROKD3gol449cY21 pcAsU9m4Yyk/xuGOLGXMabDjtR7IywUsfgHnUUUgAAfPgYt350bf9yvsvWqp/sdc1Q/q xcxGmHdhYSolO/TgyCA9ek5a5LV1lUuFQS/KKecD/M35LTy17iiBs2jCKsCVeKy5rMUp yxyg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :arc-authentication-results; bh=maWA2Ffwj94r1VHp9863QFEqElJ/q5BwkuepsTIxa98=; b=w/3wBJ8aOdZCjHTriPQDspHochtwHOvTTI3hs4BeEvbR8BwZ2iD8IrsN7D3lVKm21m Wq0h0EcFYK0KC0F6uk8HyMTkOlQKuh9Sc6lXs3wpHFqbsFZuHNHF5HwEBBrU56uZPB0H dR+eV1GYiP3BAvliGEugzDRvbVoE1o2DneDY5lHdWdiNEjYXMw9zYlOou4zL9LRBpGx6 zInTYmii/d2F8Vub80Hg6EyaKy6pLu7mb6SjwQmsGVuSnUzdgsvmKZ4aeITg88vCEo44 4zYxqpkK7VviW80d852lSAgFso+w2zJw7/BzxOIlsJUdOzz+o1oT/37Td1T7jcyp/Gxn jPdQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b29si30713pfh.9.2017.08.28.02.57.56; Mon, 28 Aug 2017 02:57:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751306AbdH1J5x (ORCPT + 26 others); Mon, 28 Aug 2017 05:57:53 -0400 Received: from mx.socionext.com ([202.248.49.38]:27856 "EHLO mx.socionext.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751177AbdH1J5w (ORCPT ); Mon, 28 Aug 2017 05:57:52 -0400 Received: from unknown (HELO kinkan-ex.css.socionext.com) ([172.31.9.52]) by mx.socionext.com with ESMTP; 28 Aug 2017 18:57:51 +0900 Received: from mail.mfilter.local (unknown [10.213.24.62]) by kinkan-ex.css.socionext.com (Postfix) with ESMTP id 12040180B41; Mon, 28 Aug 2017 18:57:51 +0900 (JST) Received: from 172.31.9.51 (172.31.9.51) by m-FILTER with ESMTP; Mon, 28 Aug 2017 18:57:51 +0900 Received: from plum.e01.socionext.com (unknown [10.213.132.32]) by kinkan.css.socionext.com (Postfix) with ESMTP id 77DA91A0E11; Mon, 28 Aug 2017 18:57:50 +0900 (JST) From: Kunihiko Hayashi To: linux-clk@vger.kernel.org Cc: yamada.masahiro@socionext.com, mturquette@baylibre.com, sboyd@codeaurora.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, masami.hiramatsu@linaro.org, jaswinder.singh@linaro.org, Kunihiko Hayashi Subject: [PATCH] clk: uniphier: add ethernet clock control support Date: Mon, 28 Aug 2017 18:57:23 +0900 Message-Id: <1503914243-24518-1-git-send-email-hayashi.kunihiko@socionext.com> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add clock control for ethernet controller on Pro4, PXs2, LD11 and LD20. Signed-off-by: Kunihiko Hayashi --- drivers/clk/uniphier/clk-uniphier-sys.c | 10 ++++++++++ 1 file changed, 10 insertions(+) -- 2.7.4 Acked-by: Masahiro Yamada diff --git a/drivers/clk/uniphier/clk-uniphier-sys.c b/drivers/clk/uniphier/clk-uniphier-sys.c index 6fcf781..01da141 100644 --- a/drivers/clk/uniphier/clk-uniphier-sys.c +++ b/drivers/clk/uniphier/clk-uniphier-sys.c @@ -57,6 +57,12 @@ #define UNIPHIER_PRO4_SYS_CLK_USB3(idx, ch) \ UNIPHIER_CLK_GATE("usb3" #ch, (idx), NULL, 0x2104, 16 + (ch)) +#define UNIPHIER_PRO4_SYS_CLK_ETHER(idx) \ + UNIPHIER_CLK_GATE("ether", (idx), NULL, 0x2104, 12) + +#define UNIPHIER_LD11_SYS_CLK_ETHER(idx) \ + UNIPHIER_CLK_GATE("ether", (idx), NULL, 0x210c, 6) + const struct uniphier_clk_data uniphier_ld4_sys_clk_data[] = { UNIPHIER_CLK_FACTOR("spll", -1, "ref", 65, 1), /* 1597.44 MHz */ UNIPHIER_CLK_FACTOR("upll", -1, "ref", 6000, 512), /* 288 MHz */ @@ -81,6 +87,7 @@ const struct uniphier_clk_data uniphier_pro4_sys_clk_data[] = { UNIPHIER_LD4_SYS_CLK_NAND(2), UNIPHIER_LD4_SYS_CLK_SD, UNIPHIER_CLK_FACTOR("usb2", -1, "upll", 1, 12), + UNIPHIER_PRO4_SYS_CLK_ETHER(6), UNIPHIER_LD4_SYS_CLK_STDMAC(8), /* HSC, MIO, RLE */ UNIPHIER_PRO4_SYS_CLK_GIO(12), /* Ether, SATA, USB3 */ UNIPHIER_PRO4_SYS_CLK_USB3(14, 0), @@ -122,6 +129,7 @@ const struct uniphier_clk_data uniphier_pxs2_sys_clk_data[] = { UNIPHIER_CLK_FACTOR("i2c", 1, "spll", 1, 48), UNIPHIER_PRO5_SYS_CLK_NAND(2), UNIPHIER_PRO5_SYS_CLK_SD, + UNIPHIER_PRO4_SYS_CLK_ETHER(6), UNIPHIER_LD4_SYS_CLK_STDMAC(8), /* HSC, RLE */ /* GIO is always clock-enabled: no function for 0x2104 bit6 */ UNIPHIER_PRO4_SYS_CLK_USB3(14, 0), @@ -142,6 +150,7 @@ const struct uniphier_clk_data uniphier_ld11_sys_clk_data[] = { UNIPHIER_LD11_SYS_CLK_NAND(2), UNIPHIER_LD11_SYS_CLK_EMMC(4), /* Index 5 reserved for eMMC PHY */ + UNIPHIER_LD11_SYS_CLK_ETHER(6), UNIPHIER_LD11_SYS_CLK_STDMAC(8), /* HSC, MIO */ UNIPHIER_CLK_FACTOR("usb2", -1, "ref", 24, 25), /* CPU gears */ @@ -171,6 +180,7 @@ const struct uniphier_clk_data uniphier_ld20_sys_clk_data[] = { UNIPHIER_LD11_SYS_CLK_EMMC(4), /* Index 5 reserved for eMMC PHY */ UNIPHIER_LD20_SYS_CLK_SD, + UNIPHIER_LD11_SYS_CLK_ETHER(6), UNIPHIER_LD11_SYS_CLK_STDMAC(8), /* HSC */ /* GIO is always clock-enabled: no function for 0x210c bit5 */ /*