From patchwork Thu Sep 14 07:56:52 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 112509 Delivered-To: patch@linaro.org Received: by 10.140.106.117 with SMTP id d108csp462430qgf; Thu, 14 Sep 2017 00:58:24 -0700 (PDT) X-Received: by 10.98.13.209 with SMTP id 78mr20414607pfn.45.1505375904502; Thu, 14 Sep 2017 00:58:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1505375904; cv=none; d=google.com; s=arc-20160816; b=fZZU5ZRCQQQmiS/pg34j3v/PERYAjjBvQR9yUUmhRO++U12uZGTbLRPuFYBN0V4BQ4 SM4i89VlzNVzDrY3yl2vGkZcPGExFFKrsFxXysxrHzge/lT8Qd9uqO4V1ljR/DHs2tTj 4rhz2E7WN8Tv/oJIgxWjrir+P/JPEvftQBcPoXBCIN8cs8tc8Xb9wuCY1+oS8Opy+d95 dO0Nk8NRheuFJwOel15jKjN3G7/ZydWVWz4pJKJ5sTzac+fcivo4q5EbYu/Q50d7KkE+ /FU78yQ8pXVJvBudKf2Z77cs2to3lj1HSdDeEaSQ8JQToaax+nv3oW4kiKrfuPWrMS8W PcJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature:arc-authentication-results; bh=G5YIS7hIBYSgFWZ67w6lo4uUDWPfdt4dfSo7J/z81lU=; b=Vc1/sJV+/kbfy/d084XZNHa/5uDiqSrQvE8tDheSgPREUFP5PEB2zXltBUpPnhEP7C lGU2vuAPVft9e+DkW8P2TGtxAcYCVWXWMyQpHsqCM61/gqcPN6JEFyONt6AH0xXip1MZ 1Qo9kJupBbJdXLC9FtOwR/+tVWox6uO58LofwL4F16KrcgcBCUmgMN9KVvo8D1FY7WAp lsLj0023hXOFUQMn5mWWp2p/2bxwF4UyZgoOFlWOFhW5jAapOTdHuxAOZXpSoOxzwaNr sHHCeSSEWfgTiI0+o7ssE6qWsY2rLG0aixy9lkddsCogSvBSYAjcINP4HB1c4pwQRdxv JLXA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ObJEI+1F; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id z129si10744931pfb.24.2017.09.14.00.58.23; Thu, 14 Sep 2017 00:58:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=ObJEI+1F; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751584AbdINH6V (ORCPT + 26 others); Thu, 14 Sep 2017 03:58:21 -0400 Received: from mail-wm0-f48.google.com ([74.125.82.48]:45332 "EHLO mail-wm0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751473AbdINH5t (ORCPT ); Thu, 14 Sep 2017 03:57:49 -0400 Received: by mail-wm0-f48.google.com with SMTP id g206so7049878wme.0 for ; Thu, 14 Sep 2017 00:57:48 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=G5YIS7hIBYSgFWZ67w6lo4uUDWPfdt4dfSo7J/z81lU=; b=ObJEI+1Fvy8HSofj8AohvhjLpmaFIXc6imEVyVyGq3KZr+H1LlPvyfgctKnsSdK2jP MnczuqwbdYcvJZOBLoDhHUngX4NLgNMdQOR/LLUymcdYOMGUwY4CWVazFgBvGq8h/1O8 /1vIEaHfHp1NONNQf+S5Icny2IEstycH0eDqc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=G5YIS7hIBYSgFWZ67w6lo4uUDWPfdt4dfSo7J/z81lU=; b=lwQu8U4tZPglfkrMReOjF8UAU/4huk0LrK24YkAIlAjs8hfSykHmHr752g6rep0NuP ATjGqHdN+F+XOixPFJbltkYqoTZTA2LpJHig23TFYFujukoi5ilOJB/1nasvOoTDYrvZ cw/mwJ0fi1yLS9U20IIfHAC4c2OLVQoKltTJXdZ3nA6lwcBMueXop3Geyn2ohP/+MJBm zA+8Z0wf37LpH/rxidk5at/wYaMEtjx6tzYYxIpL1yQsDYguYzezE3jPFrwRx8xlkHAc G0DCd+pGmaRbQekJbzacgDC7wPzENMebk/3VFqilshGWc6YbJWwyuUCj14MY4shEMXwI LapQ== X-Gm-Message-State: AHPjjUi5xDlM5M5iwLPBJ1zd1rULMRdrzCOGEUHG+DHBWJFsP3gsPk+I Uuo9ZO6z2e/nh8rH X-Google-Smtp-Source: AOwi7QBNaz7fQUYquO74cXPp6mtafff39cQ6a4oePQrOWkRpn3LhW/bwrk5BQNdKdmXxNf7EDK+pkA== X-Received: by 10.28.12.134 with SMTP id 128mr1129734wmm.147.1505375867643; Thu, 14 Sep 2017 00:57:47 -0700 (PDT) Received: from lmecxl0911.lme.st.com ([80.214.22.183]) by smtp.gmail.com with ESMTPSA id c56sm15362709wrc.1.2017.09.14.00.57.45 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 14 Sep 2017 00:57:47 -0700 (PDT) From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, ludovic.barre@st.com Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH 2/2] arm: dts: stm32: remove useless clocksource nodes Date: Thu, 14 Sep 2017 09:56:52 +0200 Message-Id: <1505375812-19037-3-git-send-email-benjamin.gaignard@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1505375812-19037-1-git-send-email-benjamin.gaignard@linaro.org> References: <1505375812-19037-1-git-send-email-benjamin.gaignard@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org 16 bits timers aren't accurate enough to be used as clocksource, remove them from stm32f4 and stm32f7 devicetree. Signed-off-by: Benjamin Gaignard --- arch/arm/boot/dts/stm32f429.dtsi | 32 -------------------------------- arch/arm/boot/dts/stm32f746.dtsi | 32 -------------------------------- 2 files changed, 64 deletions(-) -- 2.7.4 diff --git a/arch/arm/boot/dts/stm32f429.dtsi b/arch/arm/boot/dts/stm32f429.dtsi index a8113dc..fd211cb 100644 --- a/arch/arm/boot/dts/stm32f429.dtsi +++ b/arch/arm/boot/dts/stm32f429.dtsi @@ -108,14 +108,6 @@ }; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - timers3: timers@40000400 { #address-cells = <1>; #size-cells = <0>; @@ -137,14 +129,6 @@ }; }; - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timers4: timers@40000800 { #address-cells = <1>; #size-cells = <0>; @@ -194,14 +178,6 @@ }; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - timers6: timers@40001000 { #address-cells = <1>; #size-cells = <0>; @@ -218,14 +194,6 @@ }; }; - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F4_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - timers7: timers@40001400 { #address-cells = <1>; #size-cells = <0>; diff --git a/arch/arm/boot/dts/stm32f746.dtsi b/arch/arm/boot/dts/stm32f746.dtsi index 4506eb9..c4d0273 100644 --- a/arch/arm/boot/dts/stm32f746.dtsi +++ b/arch/arm/boot/dts/stm32f746.dtsi @@ -82,22 +82,6 @@ status = "disabled"; }; - timer3: timer@40000400 { - compatible = "st,stm32-timer"; - reg = <0x40000400 0x400>; - interrupts = <29>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM3)>; - status = "disabled"; - }; - - timer4: timer@40000800 { - compatible = "st,stm32-timer"; - reg = <0x40000800 0x400>; - interrupts = <30>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM4)>; - status = "disabled"; - }; - timer5: timer@40000c00 { compatible = "st,stm32-timer"; reg = <0x40000c00 0x400>; @@ -105,22 +89,6 @@ clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM5)>; }; - timer6: timer@40001000 { - compatible = "st,stm32-timer"; - reg = <0x40001000 0x400>; - interrupts = <54>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM6)>; - status = "disabled"; - }; - - timer7: timer@40001400 { - compatible = "st,stm32-timer"; - reg = <0x40001400 0x400>; - interrupts = <55>; - clocks = <&rcc 0 STM32F7_APB1_CLOCK(TIM7)>; - status = "disabled"; - }; - rtc: rtc@40002800 { compatible = "st,stm32-rtc"; reg = <0x40002800 0x400>;