From patchwork Fri Nov 27 09:55:42 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 333669 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 9CE1CC63777 for ; Fri, 27 Nov 2020 09:56:10 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 3D1B52224A for ; Fri, 27 Nov 2020 09:56:10 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="ySNIHPP7" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726423AbgK0Jzz (ORCPT ); Fri, 27 Nov 2020 04:55:55 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47462 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725865AbgK0Jzy (ORCPT ); Fri, 27 Nov 2020 04:55:54 -0500 Received: from mail-lf1-x141.google.com (mail-lf1-x141.google.com [IPv6:2a00:1450:4864:20::141]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id CFBDBC0613D1 for ; Fri, 27 Nov 2020 01:55:52 -0800 (PST) Received: by mail-lf1-x141.google.com with SMTP id u19so6230685lfr.7 for ; Fri, 27 Nov 2020 01:55:52 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=/6wim9Ub2SwtjYj9niGLBRd7nsut6yLKYnhevmwWC/o=; b=ySNIHPP74f/+yuy94JV8xhuKq9bqxAVMhzHckdl4/Iw858Wiuh41JTTxQPs5gy86mS KfvCZc3fG/0svGhPIkt4oVC/1bYkXb7typTOOfQvp1RtjuHBELnQYv4hYIxkhMUxsH6B 8cGFozrqjVkph1BNfLuZHMoVEnckhVrwNN0mmAJ21vAUKXK/+R9E0VnlO4VO1DvjgLYg 3wLEUap9dlUgdcCRRVlrs9LEasopTMKou8IGvKuF0p8e67dknkV8oWd1haLCgb9weBmD JOJY4aM0D7hH6tnJUN/icSAXg4k8WczyTVLu/v/enB/iLCgujW8HucxSKFxZgKOnZehK GBcw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=/6wim9Ub2SwtjYj9niGLBRd7nsut6yLKYnhevmwWC/o=; b=R2MrCps94J1e43sXnNENf2ESVOF9K1Io7VOJMohrQA/TY0bUIOzc18nJOtbR+7o4Nq rTxpAG+rasJN4YgAx++5aJrCHErxPyRkPw9T6hLPhwJZcLf1j9sE1S/O5YQblMdRgYWn oLNz8EUUwqTLZD/MBij3hiCvCrF0pIJclrKcPu+/APgeoY5B96ziNs2u9zDqfZqzIp+N bMUBRlo9d3y0orO3b+FXF0X4HUjPqa8gedcvnFTsSz7jECFwHlKpFf4eA77e4ztI+zic G3KB9VF0KC9pQMuYdNIUDlQXhBoTEyND9YhzFEUJzu1TxGjJCFbeglXIMXakvWEhf8jc q4RA== X-Gm-Message-State: AOAM530ANNHhN8T6R84GOWkPBP6ks/06tlFq9yMUDr9WaF+HeTd+aDWm n+fuDIV0oGngeamxBCLFv7Migw== X-Google-Smtp-Source: ABdhPJxxF5yVR3Qtm5DdZhJvVwxgA9z0MCRfwdRw5uAyzkzhFKp3Gzs+T7V+q7jJmNAlwvU56VJeYg== X-Received: by 2002:ac2:548b:: with SMTP id t11mr2789640lfk.323.1606470951278; Fri, 27 Nov 2020 01:55:51 -0800 (PST) Received: from eriador.lumag.spb.ru ([188.162.64.79]) by smtp.gmail.com with ESMTPSA id x25sm628477lfn.99.2020.11.27.01.55.49 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Nov 2020 01:55:50 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 1/7] arm64: dts: qcom: sm8250.dtsi: add display system nodes Date: Fri, 27 Nov 2020 12:55:42 +0300 Message-Id: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.29.2 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add device tree nodes for mdss, mdp, dsi0/1. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 302 ++++++++++++++++++++++++++- 1 file changed, 295 insertions(+), 7 deletions(-) diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index 65acd1f381eb..f4cae2b82e2a 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -4,10 +4,12 @@ */ #include +#include #include #include #include #include +#include #include #include #include @@ -1254,14 +1256,8 @@ tcsr_mutex: hwlock@1f40000 { }; gpu: gpu@3d00000 { - /* - * note: the amd,imageon compatible makes it possible - * to use the drm/msm driver without the display node, - * make sure to remove it when display node is added - */ compatible = "qcom,adreno-650.2", - "qcom,adreno", - "amd,imageon"; + "qcom,adreno"; #stream-id-cells = <16>; reg = <0 0x03d00000 0 0x40000>; @@ -1803,6 +1799,298 @@ usb_2_dwc3: dwc3@a800000 { }; }; + mdss: mdss@ae00000 { + compatible = "qcom,sdm845-mdss"; + reg = <0 0x0ae00000 0 0x1000>; + reg-names = "mdss"; + + interconnects = <&gem_noc MASTER_AMPSS_M0 &config_noc SLAVE_DISPLAY_CFG>, + <&mmss_noc MASTER_MDP_PORT0 &mc_virt SLAVE_EBI_CH0>, + <&mmss_noc MASTER_MDP_PORT1 &mc_virt SLAVE_EBI_CH0>; + interconnect-names = "notused", "mdp0-mem", "mdp1-mem"; + + power-domains = <&dispcc MDSS_GDSC>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&gcc GCC_DISP_SF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>; + clock-names = "iface", "bus", "nrt_bus", "core"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>; + assigned-clock-rates = <460000000>; + + interrupts = ; + interrupt-controller; + #interrupt-cells = <1>; + + iommus = <&apps_smmu 0x820 0x402>; + + status = "disabled"; + + #address-cells = <2>; + #size-cells = <2>; + ranges; + + mdss_mdp: mdp@ae01000 { + compatible = "qcom,sdm845-dpu"; + reg = <0 0x0ae01000 0 0x8f000>, + <0 0x0aeb0000 0 0x2008>; + reg-names = "mdp", "vbif"; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>, + <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + clock-names = "iface", "bus", "core", "vsync"; + + assigned-clocks = <&dispcc DISP_CC_MDSS_MDP_CLK>, + <&dispcc DISP_CC_MDSS_VSYNC_CLK>; + assigned-clock-rates = <460000000>, + <19200000>; + + operating-points-v2 = <&mdp_opp_table>; + power-domains = <&rpmhpd SM8250_MMCX>; + + interrupt-parent = <&mdss>; + interrupts = <0 IRQ_TYPE_LEVEL_HIGH>; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dpu_intf1_out: endpoint { + remote-endpoint = <&dsi0_in>; + }; + }; + + port@1 { + reg = <1>; + dpu_intf2_out: endpoint { + remote-endpoint = <&dsi1_in>; + }; + }; + }; + + mdp_opp_table: mdp-opp-table { + compatible = "operating-points-v2"; + + opp-200000000 { + opp-hz = /bits/ 64 <200000000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz = /bits/ 64 <300000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-345000000 { + opp-hz = /bits/ 64 <345000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + + opp-460000000 { + opp-hz = /bits/ 64 <460000000>; + required-opps = <&rpmhpd_opp_nom>; + }; + }; + }; + + dsi0: dsi@ae94000 { + compatible = "qcom,mdss-dsi-ctrl"; + reg = <0 0x0ae94000 0 0x400>; + reg-names = "dsi_ctrl"; + + interrupt-parent = <&mdss>; + interrupts = <4 IRQ_TYPE_LEVEL_HIGH>; + + clocks = <&dispcc DISP_CC_MDSS_BYTE0_CLK>, + <&dispcc DISP_CC_MDSS_BYTE0_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK0_CLK>, + <&dispcc DISP_CC_MDSS_ESC0_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names = "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + operating-points-v2 = <&dsi_opp_table>; + power-domains = <&rpmhpd SM8250_MMCX>; + + phys = <&dsi0_phy>; + phy-names = "dsi"; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dsi0_in: endpoint { + remote-endpoint = <&dpu_intf1_out>; + }; + }; + + port@1 { + reg = <1>; + dsi0_out: endpoint { + }; + }; + }; + }; + + dsi0_phy: dsi-phy@ae94400 { + compatible = "qcom,dsi-phy-7nm"; + reg = <0 0x0ae94400 0 0x200>, + <0 0x0ae94600 0 0x280>, + <0 0x0ae94900 0 0x260>; + reg-names = "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells = <1>; + #phy-cells = <0>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names = "iface", "ref"; + + status = "disabled"; + }; + + dsi1: dsi@ae96000 { + compatible = "qcom,mdss-dsi-ctrl"; + reg = <0 0x0ae96000 0 0x400>; + reg-names = "dsi_ctrl"; + + interrupt-parent = <&mdss>; + interrupts = <5 IRQ_TYPE_LEVEL_HIGH>; + + clocks = <&dispcc DISP_CC_MDSS_BYTE1_CLK>, + <&dispcc DISP_CC_MDSS_BYTE1_INTF_CLK>, + <&dispcc DISP_CC_MDSS_PCLK1_CLK>, + <&dispcc DISP_CC_MDSS_ESC1_CLK>, + <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&gcc GCC_DISP_HF_AXI_CLK>; + clock-names = "byte", + "byte_intf", + "pixel", + "core", + "iface", + "bus"; + + operating-points-v2 = <&dsi_opp_table>; + power-domains = <&rpmhpd SM8250_MMCX>; + + phys = <&dsi1_phy>; + phy-names = "dsi"; + + status = "disabled"; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + dsi1_in: endpoint { + remote-endpoint = <&dpu_intf2_out>; + }; + }; + + port@1 { + reg = <1>; + dsi1_out: endpoint { + }; + }; + }; + }; + + dsi1_phy: dsi-phy@ae96400 { + compatible = "qcom,dsi-phy-7nm"; + reg = <0 0x0ae96400 0 0x200>, + <0 0x0ae96600 0 0x280>, + <0 0x0ae96900 0 0x260>; + reg-names = "dsi_phy", + "dsi_phy_lane", + "dsi_pll"; + + #clock-cells = <1>; + #phy-cells = <0>; + + clocks = <&dispcc DISP_CC_MDSS_AHB_CLK>, + <&rpmhcc RPMH_CXO_CLK>; + clock-names = "iface", "ref"; + + status = "disabled"; + + dsi_opp_table: dsi-opp-table { + compatible = "operating-points-v2"; + + opp-187500000 { + opp-hz = /bits/ 64 <187500000>; + required-opps = <&rpmhpd_opp_low_svs>; + }; + + opp-300000000 { + opp-hz = /bits/ 64 <300000000>; + required-opps = <&rpmhpd_opp_svs>; + }; + + opp-358000000 { + opp-hz = /bits/ 64 <358000000>; + required-opps = <&rpmhpd_opp_svs_l1>; + }; + }; + }; + }; + + dispcc: clock-controller@af00000 { + compatible = "qcom,sm8250-dispcc"; + reg = <0 0x0af00000 0 0x20000>; + clocks = <&rpmhcc RPMH_CXO_CLK>, + <&dsi0_phy 0>, + <&dsi0_phy 1>, + <&dsi1_phy 0>, + <&dsi1_phy 1>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <0>, + <&sleep_clk>; + clock-names = "bi_tcxo", + "dsi0_phy_pll_out_byteclk", + "dsi0_phy_pll_out_dsiclk", + "dsi1_phy_pll_out_byteclk", + "dsi1_phy_pll_out_dsiclk", + "dp_link_clk_divsel_ten", + "dp_vco_divided_clk_src_mux", + "dptx1_phy_pll_link_clk", + "dptx1_phy_pll_vco_div_clk", + "dptx2_phy_pll_link_clk", + "dptx2_phy_pll_vco_div_clk", + "edp_phy_pll_link_clk", + "edp_phy_pll_vco_div_clk", + "sleep_clk"; + #clock-cells = <1>; + #reset-cells = <1>; + #power-domain-cells = <1>; + }; + pdc: interrupt-controller@b220000 { compatible = "qcom,sm8250-pdc", "qcom,pdc"; reg = <0 0x0b220000 0 0x30000>, <0 0x17c000f0 0 0x60>; From patchwork Fri Nov 27 09:55:43 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 333610 Delivered-To: patch@linaro.org Received: by 2002:a17:906:4755:0:0:0:0 with SMTP id j21csp863947ejs; Fri, 27 Nov 2020 01:56:30 -0800 (PST) X-Google-Smtp-Source: ABdhPJzijuQnbAiFb3o9bUWcsZrz9VJYVKZvPfH1ny3oayPqrz+fKKDjC8M0fARjHYT7NSsvuliY X-Received: by 2002:aa7:cdd3:: with SMTP id h19mr7149697edw.330.1606470990282; Fri, 27 Nov 2020 01:56:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606470990; cv=none; d=google.com; s=arc-20160816; b=09mCOQAnCSFzZXSuA8H2RcJGXR2idr81SbUquMFEZWUkdx5uf1Lz0ucfzGZHJaI54y 4VV2bKPtGLM6MdIqydriUaorIYKoObOSz1MB3V0Q1jcTYYZccWD7x5Z/ZfMAOjkwa7Dk Cxs22YuWbqVzWR37kGyGoO3R7o0lKIal8EccYDRFQAHLEPV458L73WMN6/WQi/GrCs/S GUIawsmfeAZypBvzTg9/gR8HWr9jnQa6DRyINuUaz/xFsI7akCaH1YXZduJJ+pOlLoAi KvftlZDBg7DsLZX1k/y4qucWuS44/qkhzf8TBybhvqwCdf0BzdEhDUDxwpcAyRJVwaVJ iCBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=9rLUfIcr9/jvfD8KJ/x77MTNOws1JCjlRG7owZa3WWo=; b=aIUygQ+HxE/QOEmcjyzixCSgurhUCgmBqXY7SfhKk/ZqfkGeYYrG9oABmbyO9u3rXK tl/GHLkwrJovbiKbdggy+wYRMA/g5KlQaJJBxBJQR2cigekIEJcQpiuz/lbQzsmCMX/B y91lNPulc522IWV86D4odGVJKKwj5I35lT1YVLCb0eqF9OukvJDNStLQBB2JKaTIiCkP csNN9QLUkZTFYai/k7zMW6rMhFYIlw8tonfOQlZApoHj+zh3kflO4xe1ztqOWZAS9opL +0Js65dSf5Bz3c3s+sqrigT8hzPqkw/VgFW+GpFeaSB8VjiOywsCkKm0D7QplaEXimh3 9y5g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zpm7hEDv; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k14si4968466edq.576.2020.11.27.01.56.29; Fri, 27 Nov 2020 01:56:30 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=zpm7hEDv; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1725865AbgK0Jzz (ORCPT + 15 others); Fri, 27 Nov 2020 04:55:55 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47470 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726034AbgK0Jzy (ORCPT ); Fri, 27 Nov 2020 04:55:54 -0500 Received: from mail-lf1-x144.google.com (mail-lf1-x144.google.com [IPv6:2a00:1450:4864:20::144]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 4C219C0613D4 for ; Fri, 27 Nov 2020 01:55:54 -0800 (PST) Received: by mail-lf1-x144.google.com with SMTP id r24so6206824lfm.8 for ; Fri, 27 Nov 2020 01:55:54 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=9rLUfIcr9/jvfD8KJ/x77MTNOws1JCjlRG7owZa3WWo=; b=zpm7hEDvtrfy7dp3eyQO+HJXf/RRt93CnIPlWWoStnx02ZWKdqL4qmsNNx8TDiZSff Bxtlvb2+SMAh4fRa3j/BCLBXDS0caVfIvLx6J7CdQ8SyrVebltlJkXxHCt7Z788WvAmX G48GV0Z0WQWKh17SBxBXRi3dmeYrXifpZeU0YY+QAFLhywMgxkH4nj5Yu+uEg3OEsXJ4 LTq07RdaNyydL6fmLufFk0ZY7t2WP05y5gueDTwGBR62P5oZ5iSS3Xyb6VHe6iJJP/KU r4btEO8bzcerbgWe2bAQ6EHQIj8tpkbkEwdttbDjSDiwjc/w3w9se0Ky6t198i8oHYAR sWoA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=9rLUfIcr9/jvfD8KJ/x77MTNOws1JCjlRG7owZa3WWo=; b=O2PO91tTeBZ1PdGCr7ohOMAyOabE2/muqQw0Cn2Erwyj0jc6YSDmgnL0jwBSqm/tPH gytO/pjwKTIrbTbD7UJrlRWekPkzFChM1GthuhwEF4eqZIgufaOpfsFqoJNtxqGTTVrW CsuwNbA28G8wLEcNvKQ0txcDHgBO6aytkx17XJojAd8YxizljYOkM+zQA2lsHCFfEw1d 3Or6Ror0Ti9/LW+bh9z5kOJjN1ygD3WlkDUhNWjgm11zfAqstex7S1nVNq3TVI9yNLxr NU+/KItwf/jZSE7Uja4NVFcgyksEyA572ProSFfhB9r7myGcKJHAAAEWLQlaKvQySAA8 Kkmw== X-Gm-Message-State: AOAM5317drdH+Dsr/u0qOXSLXuXac3p2R65EjcZjA81Dq4KxEANkH3NH fLIZm5b9Gmmsn97yPoRNVDxEdQ== X-Received: by 2002:a19:c55:: with SMTP id 82mr2790268lfm.84.1606470952733; Fri, 27 Nov 2020 01:55:52 -0800 (PST) Received: from eriador.lumag.spb.ru ([188.162.64.79]) by smtp.gmail.com with ESMTPSA id x25sm628477lfn.99.2020.11.27.01.55.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Nov 2020 01:55:52 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 2/7] arm64: dts: qrb5165-rb5: add mdss/mdp/dsi nodes Date: Fri, 27 Nov 2020 12:55:43 +0300 Message-Id: <20201127095548.128217-2-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> References: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/qrb5165-rb5.dts | 32 ++++++++++++++++++++++++ 1 file changed, 32 insertions(+) -- 2.29.2 diff --git a/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts b/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts index d9f52703ba2a..9c5135585ec9 100644 --- a/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts +++ b/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts @@ -399,6 +399,30 @@ vreg_s8c_1p3: smps8 { }; }; +&dsi0 { + status = "okay"; + vdda-supply = <&vreg_l9a_1p2>; + +#if 0 + qcom,dual-dsi-mode; + qcom,master-dsi; +#endif + + ports { + port@1 { + endpoint { + //remote-endpoint = <<9611_a>; + data-lanes = <0 1 2 3>; + }; + }; + }; +}; + +&dsi0_phy { + status = "okay"; + vdds-supply = <&vreg_l5a_0p88>; +}; + /* LS-I2C0 */ &i2c4 { status = "okay"; @@ -413,6 +437,14 @@ &i2c15 { status = "okay"; }; +&mdss { + status = "okay"; +}; + +&mdss_mdp { + status = "okay"; +}; + &pm8150_gpios { gpio-reserved-ranges = <1 1>, <3 2>, <7 1>; gpio-line-names = From patchwork Fri Nov 27 09:55:47 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 333668 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-18.7 required=3.0 tests=BAYES_00,DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_CR_TRAILER, INCLUDES_PATCH, MAILING_LIST_MULTI, SPF_HELO_NONE, SPF_PASS, URIBL_BLOCKED, USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id E8CDFC8300C for ; Fri, 27 Nov 2020 09:56:12 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [23.128.96.18]) by mail.kernel.org (Postfix) with ESMTP id 8C8C8221F7 for ; Fri, 27 Nov 2020 09:56:12 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=linaro.org header.i=@linaro.org header.b="MfT6/sb8" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726999AbgK0J4C (ORCPT ); Fri, 27 Nov 2020 04:56:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47508 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726826AbgK0J4B (ORCPT ); Fri, 27 Nov 2020 04:56:01 -0500 Received: from mail-lf1-x143.google.com (mail-lf1-x143.google.com [IPv6:2a00:1450:4864:20::143]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id D9D7DC0613D4 for ; Fri, 27 Nov 2020 01:55:59 -0800 (PST) Received: by mail-lf1-x143.google.com with SMTP id a9so6249560lfh.2 for ; Fri, 27 Nov 2020 01:55:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=1tSZCM1rFRClI+8OSMPYPttqmqC9FZJKpAoW1UjVOOE=; b=MfT6/sb85L3ZUEsBVRtZrqxKGlT+enH4yCKpi+SUNggE46/uIkquaFOanCZijX5ot5 aMDjKZ/zwqTFo53KdggfavdiQoETaMuV5NuRJtf/92DdxVdExEf4HXBOOoqKi8Oa83gu yNYH+Uv07LYBpL2UHOiXw5pERYzt3obSIp3SeoWqYJSlnPh+lCNBIM94tEr1P51RyNhU tvNBPgCjdXmE2N+WUR+5WAA7Bi4H3uwCUPwz+Zi1v/Se9FSkJFEf/BDhXiyVZ97D4l/O LtBZY50uFWmjRrPAR5eYZ9YpFWg6k9ibBLvTdge2iUkroz2J9zINzhwTBnYvO2JnwlSg 8NKA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=1tSZCM1rFRClI+8OSMPYPttqmqC9FZJKpAoW1UjVOOE=; b=oo/h24oZtZC0q0FbYw/f7hk3wYtCH43f8Nvk+5khSywPhGbza+OoaQGt/7I0pFP7fq W4zixZlSGBaOQbHwGQ8pzVVVQL9hjGAXoMbRH54H7Tq2yuTjv7FwMS0uJOcZOcxtFEle 2TkHMNssqv2BLDTJnTU7Kh9ZB7bSFymXVTOgMWeytO9YnQs2/zl2ibRc/QJiOVB4rsGg pFVK2x9FE8EXQdMjGAbOylcdlOSGaPxgWhFfP4yeNxqR3mqcYQqDB7z/tkjq/MWfFWXB U9EAv/AFMc0LzVHf8+MrXkHDyNe5eFsUcXV1ow51g/vGDxjEZjM3HShDmsCg3dinYdD0 1O1g== X-Gm-Message-State: AOAM532Y+V3BToLOPNk7Lk8ewGBAcReYnUbT0UkgWsVb6dkMymqQfb3b w+sIVIDkeyXUvYYNsbfU3UqlVpILctQ0iA== X-Google-Smtp-Source: ABdhPJw/n2GliKyJDCqlN5uwvKXoWIAoGiT4o0lrhKskWCg5uhXfpI2Kt+/ZLduzvT00lFlFCuLxBg== X-Received: by 2002:a19:915:: with SMTP id 21mr3059877lfj.528.1606470958373; Fri, 27 Nov 2020 01:55:58 -0800 (PST) Received: from eriador.lumag.spb.ru ([188.162.64.79]) by smtp.gmail.com with ESMTPSA id x25sm628477lfn.99.2020.11.27.01.55.57 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Nov 2020 01:55:57 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 6/7] arm64: dts: qcom: qrb5165-rb5: add lt9611 HDMI bridge Date: Fri, 27 Nov 2020 12:55:47 +0300 Message-Id: <20201127095548.128217-6-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> References: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add device tree node for the lontium lt9611ux DSI-HDMI bridge. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/qrb5165-rb5.dts | 97 +++++++++++++++++++++++- 1 file changed, 96 insertions(+), 1 deletion(-) diff --git a/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts b/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts index 70e11705e9f6..2c3eb3771ded 100644 --- a/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts +++ b/arch/arm64/boot/dts/qcom/qrb5165-rb5.dts @@ -33,6 +33,17 @@ dc12v: dc12v-regulator { regulator-always-on; }; + hdmi-out { + compatible = "hdmi-connector"; + type = "a"; + + port { + hdmi_con: endpoint { + remote-endpoint = <<9611_out>; + }; + }; + }; + leds { compatible = "gpio-leds"; @@ -59,6 +70,26 @@ bt { }; + lt9611_1v2: lt9611-vdd12-regulator { + compatible = "regulator-fixed"; + regulator-name = "LT9611_1V2"; + + vin-supply = <&vdc_3v3>; + regulator-min-microvolt = <1200000>; + regulator-max-microvolt = <1200000>; + }; + + lt9611_3v3: lt9611-3v3 { + compatible = "regulator-fixed"; + regulator-name = "LT9611_3V3"; + + vin-supply = <&vdc_3v3>; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-boot-on; + regulator-always-on; + }; + vbat: vbat-regulator { compatible = "regulator-fixed"; regulator-name = "VBAT"; @@ -411,7 +442,7 @@ &dsi0 { ports { port@1 { endpoint { - //remote-endpoint = <<9611_a>; + remote-endpoint = <<9611_a>; data-lanes = <0 1 2 3>; }; }; @@ -437,6 +468,55 @@ &i2c4 { &i2c5 { status = "okay"; + clock-frequency = <400000>; + + lt9611_codec: hdmi-bridge@2b { + compatible = "lontium,lt9611uxc"; + reg = <0x2b>; + #sound-dai-cells = <1>; + + interrupts-extended = <&tlmm 63 IRQ_TYPE_EDGE_FALLING>; + + reset-gpios = <&pm8150l_gpios 5 GPIO_ACTIVE_HIGH>; + + vdd-supply = <<9611_1v2>; + vcc-supply = <<9611_3v3>; + + pinctrl-names = "default"; + pinctrl-0 = <<9611_irq_pin <9611_rst_pin>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + + lt9611_a: endpoint { + remote-endpoint = <&dsi0_out>; + }; + }; + +#if 0 + port@1 { + reg = <1>; + + lt9611_b: endpoint { + remote-endpoint = <&dsi1_out>; + }; + }; +#endif + + port@2 { + reg = <2>; + + lt9611_out: endpoint { + remote-endpoint = <&hdmi_con>; + }; + }; + + }; + }; }; /* LS-I2C1 */ @@ -497,6 +577,15 @@ &pm8150l_gpios { "PM_GPIO-B", "NC", "PM3003A_MODE"; + + lt9611_rst_pin: lt9611-rst-pin { + pins = "gpio5"; + function = "normal"; + + output-high; + input-disable; + power-source = <0>; + }; }; &pm8150_rtc { @@ -718,6 +807,12 @@ &tlmm { "HST_WLAN_UART_TX", "HST_WLAN_UART_RX"; + lt9611_irq_pin: lt9611-irq { + pins = "gpio63"; + function = "gpio"; + bias-disable; + }; + sdc2_default_state: sdc2-default { clk { pins = "sdc2_clk"; From patchwork Fri Nov 27 09:55:48 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Dmitry Baryshkov X-Patchwork-Id: 333615 Delivered-To: patch@linaro.org Received: by 2002:a17:906:4755:0:0:0:0 with SMTP id j21csp864007ejs; Fri, 27 Nov 2020 01:56:34 -0800 (PST) X-Google-Smtp-Source: ABdhPJwZ358M2GoQ6Gow1iR1JMGKyoTNUJqT/HxDXcELM7xCiqfkH2nx+9e+DjryY4PUhKkoFOD5 X-Received: by 2002:a17:906:3813:: with SMTP id v19mr6688689ejc.462.1606470994702; Fri, 27 Nov 2020 01:56:34 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1606470994; cv=none; d=google.com; s=arc-20160816; b=nIpLGFGOzB/neXyV9mZ7IK6fxSd4pFqbzqZv8JNGGC8ba9QnXKY4yj2s69oyrRr55e sC4dqdh/S/rIzv2Hx6Y60roA39n6IcazQUmzLKgkNGYcuFiwMrkxJj0BGSlPCwGqEENx 30N7hDSVJsg8zQijHTCwxNxsbCqp37MwO3+6VThMWoys2ne+KAiWa4MOlSZXzGye/2X/ 07SEW/kbH2Cvm1+i2T4eGNk6Y9qsRs3RmBNBwsOISw+M6qQdtUdpsD0fXQUu5C1UzQUv pSKEMDgkdIWLglZkSwrqnfpt1OKtuHicJEk+tUy2KrJZTDK21E3JLjBxWoszLo1b/ah+ fNbg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=kW9Z+5MdERH4UOzelJv9hwVH2KR54qJRrBP7D3NwCS0=; b=xDcg1SQvMz5n/NoT99ssyQ0ZO57sdvGx7sE+jWkcexIiPUPPsCOSM82dogmFSwE8HO DIoXH3VLVk2hXjb0xPqlsHZ4+0+qrkxRoMC3wMYlscyTeqH8QURc0JpP6o+A/19a3YIe GsmLu6RjDJBxHsYNOYNZ1/QcG29l5SXcIGkH8cK/FLFcYpeePIMpvKqgTCxkkly5Jcvu cp+3YPToUniqCV7gSFE5VzZ5GMk+20iss+UKImfpfjy4qTzcjYoIVANdFZc+T202Gpmw xQGRQsvF9mrIP94otz4YrExCm1xBjDiIDnHygW7gsM8p76Gi0nfvK5U21ebsYFp+Cy31 Y4ww== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=svDsB2yD; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id k14si4968466edq.576.2020.11.27.01.56.34; Fri, 27 Nov 2020 01:56:34 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=svDsB2yD; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726417AbgK0J4C (ORCPT + 15 others); Fri, 27 Nov 2020 04:56:02 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:47512 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726908AbgK0J4B (ORCPT ); Fri, 27 Nov 2020 04:56:01 -0500 Received: from mail-lj1-x242.google.com (mail-lj1-x242.google.com [IPv6:2a00:1450:4864:20::242]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 28173C061A04 for ; Fri, 27 Nov 2020 01:56:01 -0800 (PST) Received: by mail-lj1-x242.google.com with SMTP id y16so5315663ljk.1 for ; Fri, 27 Nov 2020 01:56:01 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=kW9Z+5MdERH4UOzelJv9hwVH2KR54qJRrBP7D3NwCS0=; b=svDsB2yDZt6uspoHTjdKF+fAGDRWj1s88sdFzczYi+c2Cieo6fJC8UjXALxzW3hbHO w9THrFd58Lrf4hOokxKJXXmcTh01u0jXBBBnWPFstATljHw4Mlw1c8pM9Gvj3BsngVn1 c8OAPFrTjSWunUJwHe4ynbCPgfO+q20OCIi+aThMAfTkQ9wuXw2fs20gGKS/zBm6Nxf2 But0/MCQ+yHbN2UMSq750KKmzK7OBT0LpCrvg6xz667xJLBw7sgyul6/FaydxDSyMzLB R7a0mjRBBvtA815OA5LdleyWticwRjbGqFlqJkFm34/Dv2Qo7b/Vq+go3MbKjm5oMS/u s2eQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=kW9Z+5MdERH4UOzelJv9hwVH2KR54qJRrBP7D3NwCS0=; b=ETwSAbMKy5NvLZkt3ACwkcUtVzD9uC+3yMBje8abYClfg9XUwMcF889DC1AWXDEi5s M/5xQpYNKHHbW2Y4AA+zQ2g/z/wue8OFs1L3mfYjPUqjzIui2lsKW//4fMnLgJiR1mk9 VA4F3NxAcJ4s9aIMTLcmf3rKQWdAxhcsJSwZsRWxOxCmbb71jOt+dtR2FHQmRSoHc5Eb WJsNcUxIBZlmPWmc+RTomOnN6462NC1sQhceKI8pt4qwSbBTSJp4oIIXzlT1UxrX9uIu 9Tq2Xb1qUPST3IJ4WjC1zCph5zd2XrBKzNTsQv0wVUh2Pg65nEk0uA/4XsTZisvMYyIe HnmA== X-Gm-Message-State: AOAM532IbEiys3sNY5WBK33/w+2MjWCDZvZZ7Zda26XLSKjRSNNYrjdf SgH1Ac0gi3OB1wWayTKCF9i7CQ== X-Received: by 2002:a2e:9b58:: with SMTP id o24mr3212626ljj.84.1606470959624; Fri, 27 Nov 2020 01:55:59 -0800 (PST) Received: from eriador.lumag.spb.ru ([188.162.64.79]) by smtp.gmail.com with ESMTPSA id x25sm628477lfn.99.2020.11.27.01.55.58 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 27 Nov 2020 01:55:59 -0800 (PST) From: Dmitry Baryshkov To: Andy Gross , Bjorn Andersson , Rob Herring Cc: linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 7/7] arm64: dts: qcom: sm8250: power up dispcc on sm8250 by MMCX regulator Date: Fri, 27 Nov 2020 12:55:48 +0300 Message-Id: <20201127095548.128217-7-dmitry.baryshkov@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> References: <20201127095548.128217-1-dmitry.baryshkov@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add regulator controlling MMCX power domain to be used by display clock controller on SM8250. Signed-off-by: Dmitry Baryshkov --- arch/arm64/boot/dts/qcom/sm8250.dtsi | 8 ++++++++ 1 file changed, 8 insertions(+) -- 2.29.2 diff --git a/arch/arm64/boot/dts/qcom/sm8250.dtsi b/arch/arm64/boot/dts/qcom/sm8250.dtsi index f4cae2b82e2a..0c7986bf60d9 100644 --- a/arch/arm64/boot/dts/qcom/sm8250.dtsi +++ b/arch/arm64/boot/dts/qcom/sm8250.dtsi @@ -216,6 +216,13 @@ memory@80000000 { reg = <0x0 0x80000000 0x0 0x0>; }; + mmcx_reg: mmcx-reg { + compatible = "regulator-fixed-domain"; + power-domains = <&rpmhpd SM8250_MMCX>; + required-opps = <&rpmhpd_opp_low_svs>; + regulator-name = "MMCX"; + }; + pmu { compatible = "arm,armv8-pmuv3"; interrupts = ; @@ -2058,6 +2065,7 @@ opp-358000000 { dispcc: clock-controller@af00000 { compatible = "qcom,sm8250-dispcc"; reg = <0 0x0af00000 0 0x20000>; + mmcx-supply = <&mmcx_reg>; clocks = <&rpmhcc RPMH_CXO_CLK>, <&dsi0_phy 0>, <&dsi0_phy 1>,