From patchwork Fri Dec 8 11:32:44 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 121149 Delivered-To: patch@linaro.org Received: by 10.140.22.227 with SMTP id 90csp539111qgn; Fri, 8 Dec 2017 03:33:02 -0800 (PST) X-Google-Smtp-Source: AGs4zMalNxqnmeumjY+0JVK7HSxtfgomBqPZoQZIK3OqV7LHlf7EnaQ4zXNpl4LPp2Gp7A6mu9wZ X-Received: by 10.84.143.34 with SMTP id 31mr2219811ply.446.1512732782894; Fri, 08 Dec 2017 03:33:02 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1512732782; cv=none; d=google.com; s=arc-20160816; b=n/bi9j/E3Ivx9X43E/WHE8cOWkBRM9tY0+APJ7hRBRMp/JGP9ZZ9kEeyCmX2/e3iyr 8mFnYsoncB13F4hOoHKXoB7H/w9G2dg2jE5GK1bkqA79vnr7GinmMZ3McAAHQlBlKCgv Iz+MNIVtzn0bes5fZePutIzz3diuudDuNnD3j8Tj7Nnp/qE+sAcP2nTQl3DRL3sRQi5i 2C/KuJQIg5JA6+YH3ubAkv3kqRiQhk+hv6vBlVcXXkyvk9MXTjIxzV3eAc5yI020dl22 gmgT5xWEqtBICSYsX3hFNyQVfmmlCkmufernoB0Z5x3RkEAet5t5j/ncOllTucQGu8cS 6XeA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature:arc-authentication-results; bh=xJoSW5UaA5yasjUcMlpFigzAC78jrgnxAKoyKUydZFA=; b=ubo1hSYWkXiHkZeXykb0+dNbfwtcm3CNZ0219JciH265QH7osXy6SxXWA7OnWLqhAW bJYImiePXA3GMBXAO/BZI4jko76Hi/2m3MDS0LZMHJrbTaCjCUNwHqe8yXyi3Lp1KYzf LhbKm1UWM4AM9XopV0FhLw7dvKeJGS69fUSz+zOXYIFMrV05TTKF0Mr4Yt//qN/BjkZS 4NSIpGsJkH1c63FKaZSBLJSoboC4NpFOMWyAWBJavqnnIfkbloK14r+aOIABmY44f38i B9r6cLy7SK2yxNS6OQ8uGrIiBnOAzoEE5ya++6SeJwiQUyLVqYZ8xOnR/JZuXDkVUeVN XNkw== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=WEzVs/QC; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id v11si5387943plg.3.2017.12.08.03.33.01; Fri, 08 Dec 2017 03:33:02 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.s=google header.b=WEzVs/QC; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752342AbdLHLdA (ORCPT + 6 others); Fri, 8 Dec 2017 06:33:00 -0500 Received: from mail-wr0-f196.google.com ([209.85.128.196]:38425 "EHLO mail-wr0-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752050AbdLHLdA (ORCPT ); Fri, 8 Dec 2017 06:33:00 -0500 Received: by mail-wr0-f196.google.com with SMTP id o2so10523500wro.5 for ; Fri, 08 Dec 2017 03:32:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=52LbB/JLsiJ2JUg6bettddABr4cn0QfHmIzAeYMe+sw=; b=WEzVs/QCQKBYynumbfF6vUrizdTY0RN5deKdZcuZQhzKsqp6YfmDzT3utixfjH+zHd hCPj1CWDLr3d3jU6J++TX7nLScj1lAMjOQnBbrXs/LoC8R8R8zyjxDTOQJVFkHhcjV5d M9KL8zngxMvaEtxzh//gTEY9d1eQNjM0/mONY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=52LbB/JLsiJ2JUg6bettddABr4cn0QfHmIzAeYMe+sw=; b=gVQ0WGm0Rng6M4TKspxNs+bw5X7rL7Jr1b2vzaJVgl0VOv3Kn5EayrS7lah5q+vIAV YY0Sn8xdtOy3/zrhukGkDLgE5Fnvo9GHsKzou/JnZ/yC9jhwwaxgBS8sbno2p/Jk2q6S L5+W7NWLOvCyWDeuAzavdIEAtdZyhB2JGNaBQN8oFFFgHoznqJ1BW0fUvX5C/sceGqLR QmMLVMLBqGPOGoCzzwBLxfe+aXNXy5YoeMEgyMjT3Dur74iwFwhKP2JH82nswjfwo8Xu TDVosFovS6H3NieeniIB/2mzKBV3ejpbhZa4gPIjojJzZkikLW3A+4c+WcNk1arw3upZ pE/Q== X-Gm-Message-State: AJaThX63qJBFfSEi1dVh+nI3M1kgwDOHcknz5se2nOGXiYbSTa7bJmVe 3Dybu3Bs8bm6qv9tAEC9wxykKg== X-Received: by 10.223.153.20 with SMTP id x20mr23904926wrb.219.1512732778857; Fri, 08 Dec 2017 03:32:58 -0800 (PST) Received: from lmecxl0911.lme.st.com ([80.215.241.46]) by smtp.gmail.com with ESMTPSA id x52sm9184518wrb.25.2017.12.08.03.32.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 08 Dec 2017 03:32:58 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: robh+dt@kernel.org, mark.rutland@arm.com, linux@armlinux.org.uk, mcoquelin.stm32@gmail.com, alexandre.torgue@st.com, daniel.lezcano@linaro.org, tglx@linutronix.de, arnd@arndb.de Cc: devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Benjamin Gaignard Subject: [PATCH v9 0/6] stm32 clocksource driver rework Date: Fri, 8 Dec 2017 12:32:44 +0100 Message-Id: <20171208113250.359-1-benjamin.gaignard@st.com> X-Mailer: git-send-email 2.15.0 Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org version 9: - rebased on timer/master where timer_of_cleanup() exist - fix the comments done by Daniel on v8 - reword commits message to be more explicit about 16 bits counter issue - add one patch about copyrights and licences version 8: - rebased on timers/core - change timer_of_exit() name to timer_of_cleanup() - update stm32 clocksource driver to use this function version 7: - reword "clocksource: stm32: only use 32 bits timers" commit message to give more details about why 16 bits are problematics. version 6: - add dedicated patch min delta change - rework commit messages, I hope it will be better now - change new function name from timer_of_deinit to timer_of_exit - make stm32_clock_event_set_next_event() safer like done in other drivers version 6: - add timer_of_deinit function in core - rework failure cases in probe function version 5: - rebase on top of timer/core branch - rework commit message of the first patch version 4: - split patch in 3 parts - convert code to timer_of - only use 32 bits timers - add clocksource support version 3: - fix comments done by Daniel - use timer_of helper functions version 2: - fix uninitialized variable Benjamin Gaignard (6): clocksource: stm32: convert driver to timer_of clocksource: stm32: increase min delta value clocksource: stm32: only use 32 bits timers clocksource: stm32: add clocksource support clocksource: stm32: Update license and copyright arm: dts: stm32: remove useless clocksource nodes arch/arm/boot/dts/stm32f429.dtsi | 32 ----- arch/arm/boot/dts/stm32f746.dtsi | 32 ----- drivers/clocksource/Kconfig | 1 + drivers/clocksource/timer-stm32.c | 253 +++++++++++++++++++++----------------- 4 files changed, 139 insertions(+), 179 deletions(-) -- 2.15.0 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html Reviewed-by: Philippe Ombredanne