From patchwork Mon May 13 19:22:42 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ulf Hansson X-Patchwork-Id: 164049 Delivered-To: patches@linaro.org Received: by 2002:a92:9e1a:0:0:0:0:0 with SMTP id q26csp1728123ili; Mon, 13 May 2019 12:23:06 -0700 (PDT) X-Received: by 2002:a19:5f56:: with SMTP id a22mr9293274lfj.157.1557775386166; Mon, 13 May 2019 12:23:06 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1557775386; cv=none; d=google.com; s=arc-20160816; b=TAkdIvCYqkeSk/2V4SgJb60Rkm3xiA3Fr0Sx05JZZXQTwVulF+L0lPCcv9MLhrJZGU rTeTwx3DNN7DTvFSAtDOc9vqvQ8qaW8MKIgM/TesK0fcQDYQ8Oe6XEWdIL4ipwP4ZSAD PCt5i6d9CHthm8k0Leod4OpOkRWmhNcXGOCWwdYuSvNaPtzN6mpo6b5He8f7Gx/AET4l 1aaxrHqPwg8hTWT4M+qE26/Fh+9h4VciWhSa3enIPycEtAiLoECuoddJllvL23f5L2Ei w9UX5hdctJoyYy4vnEXOL2VPh74EV6+1YuLNF95wTOvgqSJZogIs5xdZ7I8gE8u236nX 1/XA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=message-id:date:subject:cc:to:from:dkim-signature; bh=Gzzr3aPqnDTR4xJuZ6Dwo8dyXxy5sIUZgyMsJ7pPoY0=; b=nCmLPaJSR2NTs5XMzlmMN8Xk5sItL+yScbWvXc5HAh7I16s7NUl0hbc948xUv0wtnS /TeBq5NQi9RbaqDmmEg3kk3t+wlLQ7fj/1oFYh7hrNz3yBOSl2MuBSAOWHzc9Fs8QMPf cjL3KkEKg5mUYpftB6PJSzYhfIVm1SljxQRjfr1el0J0SQRr5/ZFYeUp7cqQ2XlE2967 AZo61uLL3EMtYmQtjbxDVC8yRwjBKr2q5S84BdXSnjYC0zBc+RSbWLy0VJIcrfaysCoO qujp6ImOuGdHRV5Uk6uWpecIqewN3CsQnvm1QmCKyigDcnHtj0M+Ch85KhV6989OI6Zg K3NA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Mzo5I774; spf=pass (google.com: domain of ulf.hansson@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=ulf.hansson@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id j11sor2985496ljc.26.2019.05.13.12.23.06 for (Google Transport Security); Mon, 13 May 2019 12:23:06 -0700 (PDT) Received-SPF: pass (google.com: domain of ulf.hansson@linaro.org designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Mzo5I774; spf=pass (google.com: domain of ulf.hansson@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=ulf.hansson@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=Gzzr3aPqnDTR4xJuZ6Dwo8dyXxy5sIUZgyMsJ7pPoY0=; b=Mzo5I774dXYMHByU7wsqj3lng+uKL8knf8ObGK3ASOFvgRuuzH0EFF5DVfEKVc3CxF heZjV67nx216HD5b+aMO7oOxn8Mi2KHLUf4q3asBIiQjlqZEUJb+b4N/0Td5sDbVKEfh 4a/uhflYJk2rXduqkIyG3LzIIWpcT6R2xYGpjMvItHNnUsjE6XKkXdtgC3vDs1ngYDWk U0+Us+RYvk5sNGre/guOCQ77M3G6ShT42Lzu/+Uc1l7bxp6y0OvD5wposLorqen2+wsi 6prpNYZaww9EzNj4Q9CmAvS8TK7yfwVLUoiTMmVHLn8C2FQkuz9Dz1sTycuhe4rljnoF 7WVw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=Gzzr3aPqnDTR4xJuZ6Dwo8dyXxy5sIUZgyMsJ7pPoY0=; b=jyNHLoYrc2e5oqjIXKwHszPvdbgUw0BFQFloXmOTBJgxdNMq58s437Dz9BxHYtGpDN 5yCpOow9a5XRCElPb5e5goDPnG2yoBUde6PSuQaD3/0A5LyZ0qDPAYw4hlgD3qhoyfVT qfXxiIz5YfC0jFMJbcc8PazikcYuta4kWZq6yz/i+8slZoM04yTuLuXjjPbf6QlpaGCR icG9QrG81f2yq1FBB0GKP4SZEsJSCj7tR9ytiyk9NWEtLtmdocOBnecBJAsh/bS+9TnY e1fpnvjrypm3/64sVn4gpt4Ly7+lGnTXLvnZpi5QxPj16T5poyjMkqJ1CX2j/t3g4SMI TWDQ== X-Gm-Message-State: APjAAAWbm1KmPypCyyoWR4cV4LbPLtDRHG2JUt2OdNR0SmpR5Kl1jYZs a6/+UdabD28XGKbClfL2RaC1UIfh X-Google-Smtp-Source: APXvYqwitEWls33sFoMJJbAKOhzoDnMBmnyAJE/ot+GvPj1v5chGc9NXR/OeG4gvXkNOUG5EoPkgYg== X-Received: by 2002:a2e:9f44:: with SMTP id v4mr14425722ljk.72.1557775385746; Mon, 13 May 2019 12:23:05 -0700 (PDT) Return-Path: Received: from localhost.localdomain (h-158-174-22-210.NA.cust.bahnhof.se. [158.174.22.210]) by smtp.gmail.com with ESMTPSA id q21sm3449365lfa.84.2019.05.13.12.23.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 13 May 2019 12:23:04 -0700 (PDT) From: Ulf Hansson To: Sudeep Holla , Lorenzo Pieralisi , Mark Rutland , linux-arm-kernel@lists.infradead.org Cc: "Rafael J . Wysocki" , Daniel Lezcano , "Raju P . L . S . S . S . N" , Amit Kucheria , Bjorn Andersson , Stephen Boyd , Niklas Cassel , Tony Lindgren , Kevin Hilman , Lina Iyer , Viresh Kumar , Vincent Guittot , Geert Uytterhoeven , Souvik Chakravarty , linux-pm@vger.kernel.org, linux-arm-msm@vger.kernel.org, linux-kernel@vger.kernel.org, Ulf Hansson Subject: [PATCH 00/18] ARM/ARM64: Support hierarchical CPU arrangement for PSCI Date: Mon, 13 May 2019 21:22:42 +0200 Message-Id: <20190513192300.653-1-ulf.hansson@linaro.org> X-Mailer: git-send-email 2.17.1 This series enables support for hierarchical CPU arrangement, managed by PSCI for ARM/ARM64. It's based on using the generic PM domain (genpd), which recently was extended to manage devices belonging to CPUs. The last two DTS patches enables the hierarchical topology to be used for the Qcom 410c Dragonboard and the Hisilicon Hikey board. The former uses PSCI OS- initiated mode, while the latter uses the PSCI Platform-Coordinated mode. In other words, the hierarchical description of the topology in DT, is orthogonal to the supported PSCI CPU suspend mode. Do note, these patches have been posted earlier, but then being part of bigger series, which at that point also included the needed infrastructure changes to genpd and cpuidle. Rather than continue to carry the old version history, which may be a bit confusing, I decided to start over. Although, for clarity, the changelog below explains what changes that have been made since the last submission was made. Changes since last submission: - Converted to use dev_pm_domain_attach_by_name() rather than dev_pm_domain_attach(),when attaching a CPU to its PM domain. This is done to cope with multiple PM domains per CPU, if that turns out to be needed in the future. Changes mainly consisted of storing the returned struct device* from dev_pm_domain_attach_by_name() into a per CPU struct. - Due to above changes, some simplification of the code became possible, in particular the deployment of runtime PM became a bit nicer, I think. - Moved some of the new code inside "#ifdef CONFIG_CPU_IDLE". - Addressed various comments for each patch. The series is also available at: git.linaro.org/people/ulf.hansson/linux-pm.git next More background (if you are still awake): For ARM64/ARM based platforms CPUs are often arranged in a hierarchical manner. >From a CPU idle state perspective, this means some states may be shared among a group of CPUs (aka CPU cluster). To deal with idle management of a group of CPUs, sometimes the kernel needs to be involved to manage the last-man standing algorithm, simply because it can't rely solely on power management FWs to deal with this. Depending on the platform, of course. There are a couple of typical scenarios for when the kernel needs to be in control, dealing with synchronization of when the last CPU in a cluster is about to enter a deep idle state. 1) The kernel needs to carry out so called last-man activities before the CPU cluster can enter a deep idle state. This may for example involve to configure external logics for wakeups, as the GIC may no longer be functional once a deep cluster idle state have been entered. Likewise, these operations may need to be restored, when the first CPU wakes up. 2) Other more generic I/O devices, such as an MMC controller for example, may be a part of the same power domain as the CPU cluster, due to a shared power-rail. For these scenarios, when the MMC controller is in use dealing with an MMC request, a deeper idle state of the CPU cluster may needs to be temporarily disabled. This is needed to retain the MMC controller in a functional state, else it may loose its register-context in the middle of serving a request. Kind regards Ulf Hansson Lina Iyer (4): dt: psci: Update DT bindings to support hierarchical PSCI states cpuidle: dt: Support hierarchical CPU idle states drivers: firmware: psci: Support hierarchical CPU idle states arm64: dts: Convert to the hierarchical CPU topology layout for MSM8916 Ulf Hansson (14): of: base: Add of_get_cpu_state_node() to get idle states for a CPU node ARM/ARM64: cpuidle: Let back-end init ops take the driver as input drivers: firmware: psci: Simplify state node parsing drivers: firmware: psci: Prepare to use OS initiated suspend mode drivers: firmware: psci: Prepare to support PM domains drivers: firmware: psci: Add support for PM domains using genpd drivers: firmware: psci: Add hierarchical domain idle states converter drivers: firmware: psci: Introduce psci_dt_topology_init() drivers: firmware: psci: Add a helper to attach a CPU to its PM domain drivers: firmware: psci: Attach the CPU's device to its PM domain drivers: firmware: psci: Manage runtime PM in the idle path for CPUs drivers: firmware: psci: Support CPU hotplug for the hierarchical model arm64: kernel: Respect the hierarchical CPU topology in DT for PSCI arm64: dts: hikey: Convert to the hierarchical CPU topology layout .../devicetree/bindings/arm/psci.txt | 166 ++++++++ arch/arm/include/asm/cpuidle.h | 4 +- arch/arm/kernel/cpuidle.c | 5 +- arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 87 +++- arch/arm64/boot/dts/qcom/msm8916.dtsi | 57 ++- arch/arm64/include/asm/cpu_ops.h | 4 +- arch/arm64/include/asm/cpuidle.h | 6 +- arch/arm64/kernel/cpuidle.c | 6 +- arch/arm64/kernel/setup.c | 3 + drivers/cpuidle/cpuidle-arm.c | 2 +- drivers/cpuidle/dt_idle_states.c | 5 +- drivers/firmware/psci/Makefile | 2 +- drivers/firmware/psci/psci.c | 219 ++++++++-- drivers/firmware/psci/psci.h | 29 ++ drivers/firmware/psci/psci_pm_domain.c | 403 ++++++++++++++++++ drivers/of/base.c | 36 ++ drivers/soc/qcom/spm.c | 3 +- include/linux/of.h | 8 + include/linux/psci.h | 6 +- 19 files changed, 987 insertions(+), 64 deletions(-) create mode 100644 drivers/firmware/psci/psci.h create mode 100644 drivers/firmware/psci/psci_pm_domain.c -- 2.17.1