From patchwork Tue Dec 18 21:28:29 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 154198 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp4204108ljp; Tue, 18 Dec 2018 13:30:47 -0800 (PST) X-Google-Smtp-Source: AFSGD/XBRTKP5B8MCfSLk6i1PbIvkW8KrmFi4FuGa3pK3jmnX12zLYQLJGT6GdUc1VsStIfOemw9 X-Received: by 2002:a62:6143:: with SMTP id v64mr18054838pfb.142.1545168647582; Tue, 18 Dec 2018 13:30:47 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1545168647; cv=none; d=google.com; s=arc-20160816; b=ZAHo6FIXrXtxTLK1zcnxPMNYYXV90ib9JICcxMEJUDXxbmbVBndJpGKMHm4pAgUOhE Qaoiy5HEiZfpKxd+dn22pdsQ2NUaAXAJOMklX+p2EkY91vaxUeLmfkdhBguv/JPc50w8 sQlrSaiLrRPT5O0R3ETSTr1kDF9IchzDPUjQlUFbUFBW0eBXXQC02eA6y9A/JrNa3a58 YMhvgi5EzgTPG4w1MajfR4Tv8NvIQ5nTQJdVYBO490CODDiCNZdsKzuMncsRdiqBYoTH kmSsnRjw0OKmdAU/j0uIQdqncV/IZUB2qx+vCJzX382ox1B/tVg+XodSZlQkkqag07ik t15Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=LlG9LbRT/Q0m531ljY3ISX/R0czf+ZPbNjDuaHFc7o0=; b=uQeyApcXBFuUWe6dj+pnD5iwByQDAJfp8k3uwafepJxoywHwztVW3eO8S/ZisfvW+G Q0bdnEl7JZczBMzFc9Y7PjoK+r3dPsTIBzoTrE24Mhs4up5vaunTyUisMIYcUTEnxL8N Ku/UiSc9uIG9n8D8QQAA6oaVnPxPUyXNOBC7BRodQZRHFwBFGjO9+6002ICRpmtwFuW9 TiLyYPMQg236k8Wrz5zOURPQtbmgn/vqkPwy8Uyt7Gqi7kQEk81GKpl1BhEXn2txd+OQ svU1v34BlyW573crxLs3IKSo5wz7piGzaM4TkeO3Rt9qPnwkQxA26/oT4kuqG03e5Vjk 5XCg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WvAnzJLS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id i6si13969675pgm.296.2018.12.18.13.30.47; Tue, 18 Dec 2018 13:30:47 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=WvAnzJLS; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727552AbeLRV3b (ORCPT + 31 others); Tue, 18 Dec 2018 16:29:31 -0500 Received: from mail-wm1-f68.google.com ([209.85.128.68]:35230 "EHLO mail-wm1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727486AbeLRV32 (ORCPT ); Tue, 18 Dec 2018 16:29:28 -0500 Received: by mail-wm1-f68.google.com with SMTP id c126so4282044wmh.0 for ; Tue, 18 Dec 2018 13:29:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=LlG9LbRT/Q0m531ljY3ISX/R0czf+ZPbNjDuaHFc7o0=; b=WvAnzJLS0Mxed7LeSLADxAaD86uwMLV6aWRSnmDdS2z/i3d1Ksk+7oDzGQufnNOgxy M56XnrUU2TqYjebdd+mTdWwbRzs2K1xvvKMNYj9aYds5nJv9xguRG04SuPVLY7s/VeVx EqKx8EjYsNIIH+2DEx34TmF/HzPShezKX9ukY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=LlG9LbRT/Q0m531ljY3ISX/R0czf+ZPbNjDuaHFc7o0=; b=LBpPZcnJMkoC+0Cy3eX7r73eXTtwrQeu4pyWBc6p3a9Ql0xWddCipx27e0/P9eArNW 69EATmPG+t5NDU0SNBxN0w9CVL7QwU03yrtUkLqZTB7Ql8ffMUIXWkNO/V6kBf89fBiW V/06h8POt5POBQv7JCz78OyVbf5WbswFE4vA6u+/7PKFx0/00GrANUZMK4mYMKBprwEr 3YI2CHfJJPovkMPaUzcdZYXi8GbqtAH31nyQQHUQURv+KRN5hfyzqjqRs3Us28JHfYLU NOvA/U3pzVOytE33Fw7vlprkhxt9SllFcj+WGPjXYobqElbqJ0SttHH2dAbh86PVSvaR NrZA== X-Gm-Message-State: AA+aEWb8Yo1Psaa2Om3rbEV4BBo6n7mDxuWCxtpnB7nqf9NTHPJH67hv lYvEjw0dmJf/Vvil7iZ7AANHsHIxjOo= X-Received: by 2002:a1c:cf0d:: with SMTP id f13mr4587525wmg.70.1545168565959; Tue, 18 Dec 2018 13:29:25 -0800 (PST) Received: from localhost.localdomain (105.50.92.92.rev.sfr.net. [92.92.50.105]) by smtp.gmail.com with ESMTPSA id o4sm4153485wrq.66.2018.12.18.13.29.24 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 18 Dec 2018 13:29:25 -0800 (PST) From: Daniel Lezcano To: tglx@linutronix.de Cc: linux-kernel@vger.kernel.org, Biju Das , Rob Herring , Mark Rutland , devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS) Subject: [PATCH 11/25] dt-bindings: timer: renesas, cmt: Document r8a77470 CMT support Date: Tue, 18 Dec 2018 22:28:29 +0100 Message-Id: <20181218212844.30445-11-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <20181218212844.30445-1-daniel.lezcano@linaro.org> References: <20181218212844.30445-1-daniel.lezcano@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Biju Das Document SoC specific compatible strings for r8a77470. No driver change is needed as the fallback strings will activate the right code. Signed-off-by: Biju Das Reviewed-by: Fabrizio Castro Reviewed-by: Simon Horman Reviewed-by: Rob Herring Signed-off-by: Daniel Lezcano --- Documentation/devicetree/bindings/timer/renesas,cmt.txt | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/timer/renesas,cmt.txt b/Documentation/devicetree/bindings/timer/renesas,cmt.txt index 6de27b60b51a..eb602c599341 100644 --- a/Documentation/devicetree/bindings/timer/renesas,cmt.txt +++ b/Documentation/devicetree/bindings/timer/renesas,cmt.txt @@ -28,6 +28,8 @@ Required Properties: - "renesas,r8a7744-cmt1" for the 48-bit CMT1 device included in r8a7744. - "renesas,r8a7745-cmt0" for the 32-bit CMT0 device included in r8a7745. - "renesas,r8a7745-cmt1" for the 48-bit CMT1 device included in r8a7745. + - "renesas,r8a77470-cmt0" for the 32-bit CMT0 device included in r8a77470. + - "renesas,r8a77470-cmt1" for the 48-bit CMT1 device included in r8a77470. - "renesas,r8a7790-cmt0" for the 32-bit CMT0 device included in r8a7790. - "renesas,r8a7790-cmt1" for the 48-bit CMT1 device included in r8a7790. - "renesas,r8a7791-cmt0" for the 32-bit CMT0 device included in r8a7791.