Message ID | 63d6b0b8bba0d217c2f7bb4240c587ead933b6be.1571652874.git.amit.kucheria@linaro.org |
---|---|
State | New |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a92:409a:0:0:0:0:0 with SMTP id d26csp3224402ill; Mon, 21 Oct 2019 03:36:24 -0700 (PDT) X-Google-Smtp-Source: APXvYqxH3jZakCJA0a0dIrbxXrXpVJr7CpWv0qQeRgGvJ7WCBZyn9XqEPZVrORarGpOZ1zwhlRnt X-Received: by 2002:aa7:c895:: with SMTP id p21mr24527144eds.38.1571654184564; Mon, 21 Oct 2019 03:36:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1571654184; cv=none; d=google.com; s=arc-20160816; b=fkjzworxIElgxY+islIhthG9ogzsuZCtgeRxq84XsRzrK6cTLQ0d6PBnPrR8++zwc+ Vg885MpPcCLUqV6NSL1BGAys++0fp+fW1zC+jJmhnWeZdxPD1fwKxMIdyuNKZFdIciNy 7nJet27KdaJfacZy0CwX3R1XjUxaIYqxzayC8pNh5trEWFQWUJ4JMEaXDhdNUZ5HtC2m y7w8EYOB8jhmVd5kwyoo2AUEJKF3ouKYtKl36Zva/IyT2bKrb6ogjQsoKol7fIYeEbfg vjy0CK+2W30LTb/Msjiw4vsNIeQXA8ZIq9miyiFIz8n1qC4DMjRNORBBPgkY/3MC3I8a wXuQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:references :in-reply-to:message-id:date:subject:cc:to:from:dkim-signature; bh=vAk0yGeiCW4SKIjJnq+f9xqPKX6m5wwJtivbwF55fLs=; b=Ls/dfXgs8Bih4EErUQ44/KirMeYtFJMlK7uIzVjp+1SZKkmHnheif65EOS/5Ew7APG Qtw75IFAOv4aYHd+BvNyIrfCIFXfRopzxbybaVdOeC1JNuOi3MmElKuDV4m5hhSCCe7Y DPQDnX/yH0mq7aGHAEx0o4An8fpscVh7brO7gw29MDBFonbvX4p/pxmFER0tQY+UMWqJ Eul80JdsDiMhKOxguxeRVJyc4DEmraNSOoUzTh5ycPWfRlvOmflTk8U30PjOUApDazZu JaR4WKvKz4ldQ4hIO/P/hMyFfWkx2NfGR07o2FrNgo4hRn4ED4gA4GJ0plZCmZc6em78 UFhg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=S8Bihem9; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: <devicetree-owner@vger.kernel.org> Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id s46si1672166edd.336.2019.10.21.03.36.24; Mon, 21 Oct 2019 03:36:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=S8Bihem9; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728340AbfJUKgX (ORCPT <rfc822;steve.mcintyre@linaro.org> + 8 others); Mon, 21 Oct 2019 06:36:23 -0400 Received: from mail-pf1-f194.google.com ([209.85.210.194]:37143 "EHLO mail-pf1-f194.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728358AbfJUKgX (ORCPT <rfc822; devicetree@vger.kernel.org>); Mon, 21 Oct 2019 06:36:23 -0400 Received: by mail-pf1-f194.google.com with SMTP id y5so8167689pfo.4 for <devicetree@vger.kernel.org>; Mon, 21 Oct 2019 03:36:22 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :in-reply-to:references; bh=vAk0yGeiCW4SKIjJnq+f9xqPKX6m5wwJtivbwF55fLs=; b=S8Bihem9RpDcOyr4KCVSnTKgeUfPM47uXgFRw0WH/pp1ZI/CGMgOaRarY4+jS8r4gS PZpQcWGZJydjFrJx+3/rQeLATVNn+cjQP78gMtCe7O3pARui+qlMs6eRZJgxCjP2i+S9 zexPLrcg0i73kjZjwihN4Bei1fNq1WVTYQ5v0l6Q7AhZjLbA7OTGd6eZNsBQFLIl0P6z MuP6Jc07fhAxSwYpluUMayVoKIkd89LX0INf8iTC0i3POAmGNGI0l9R2lIvdBYXAixEL U7Bfklp9rj0e4JB2/ZjWLoYflbAl246lin6/JZsAc6eGDBUKkoJem52JZkMxarUnsSqw HkQw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:in-reply-to:references; bh=vAk0yGeiCW4SKIjJnq+f9xqPKX6m5wwJtivbwF55fLs=; b=gmuNyp5VpCTiB4+TySCcFMhgF8qczNNS3GRfIAcCgUQCRuIISrY0e/rtdxk/008gPb 57Z/ZgdVIzOFzDDPVXGFg/uScUbW/M3cDDamG51IESciVmlgpXvGrLwfT/yaFbfxxfxg 40FQ4GyaswsoxDmEE63nMqK4rALXkZQyL8yhqqmm/jFOOclBvsf/GvkrMJmSyEUt3O1+ 1qVxdqPm5t0NpHqLqK23H148GTctS24hd3lVwdaUL2yfMkExTxWWGO1ayM10lkz6YRlm HJvLFvcXdgNklYko/NEI78EjbSvBy7TW2LSAkgw1d/Ymstdtubh6gpaqY73qwaLkv18Q DwOg== X-Gm-Message-State: APjAAAV2Z8N/PZ+q9wXCdkApqar3sxVbpe3Clpn5LkyRzeCtHmdEz0P9 SzQ9nHKIwRMQ0mCWrUwVu53EbA== X-Received: by 2002:a63:7d53:: with SMTP id m19mr25458922pgn.450.1571654182214; Mon, 21 Oct 2019 03:36:22 -0700 (PDT) Received: from localhost ([49.248.62.222]) by smtp.gmail.com with ESMTPSA id 19sm14665031pjd.23.2019.10.21.03.36.21 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Mon, 21 Oct 2019 03:36:21 -0700 (PDT) From: Amit Kucheria <amit.kucheria@linaro.org> To: linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org, bjorn.andersson@linaro.org, edubezval@gmail.com, agross@kernel.org, masneyb@onstation.org, swboyd@chromium.org, julia.lawall@lip6.fr, Amit Kucheria <amit.kucheria@verdurent.com>, Daniel Lezcano <daniel.lezcano@linaro.org>, Mark Rutland <mark.rutland@arm.com>, Rob Herring <robh+dt@kernel.org>, Zhang Rui <rui.zhang@intel.com> Cc: devicetree@vger.kernel.org Subject: [PATCH v6 11/15] arm64: dts: qcs404: thermal: Add interrupt support Date: Mon, 21 Oct 2019 16:05:30 +0530 Message-Id: <63d6b0b8bba0d217c2f7bb4240c587ead933b6be.1571652874.git.amit.kucheria@linaro.org> X-Mailer: git-send-email 2.17.1 In-Reply-To: <cover.1571652874.git.amit.kucheria@linaro.org> References: <cover.1571652874.git.amit.kucheria@linaro.org> In-Reply-To: <cover.1571652874.git.amit.kucheria@linaro.org> References: <cover.1571652874.git.amit.kucheria@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: <devicetree.vger.kernel.org> X-Mailing-List: devicetree@vger.kernel.org |
Series |
thermal: qcom: tsens: Add interrupt support
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/qcs404.dtsi b/arch/arm64/boot/dts/qcom/qcs404.dtsi index a97eeb4569c00..b6a4e60739362 100644 --- a/arch/arm64/boot/dts/qcom/qcs404.dtsi +++ b/arch/arm64/boot/dts/qcom/qcs404.dtsi @@ -290,6 +290,8 @@ nvmem-cells = <&tsens_caldata>; nvmem-cell-names = "calib"; #qcom,sensors = <10>; + interrupts = <GIC_SPI 184 IRQ_TYPE_LEVEL_HIGH>; + interrupt-names = "uplow"; #thermal-sensor-cells = <1>; };
Register upper-lower interrupt for the tsens controller. Signed-off-by: Amit Kucheria <amit.kucheria@linaro.org> --- arch/arm64/boot/dts/qcom/qcs404.dtsi | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1