From patchwork Tue Nov 19 15:46:16 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Niklas Cassel X-Patchwork-Id: 179771 Delivered-To: patch@linaro.org Received: by 2002:a92:38d5:0:0:0:0:0 with SMTP id g82csp809619ilf; Tue, 19 Nov 2019 07:46:30 -0800 (PST) X-Google-Smtp-Source: APXvYqz7ppOSAactLz8R+OA0q4sC0G9LOn7TkXP5Ld/rHWeqdfW28s7U+RAbgwkuPomwPn0AR+sD X-Received: by 2002:ac2:43c7:: with SMTP id u7mr3095834lfl.71.1574178390805; Tue, 19 Nov 2019 07:46:30 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1574178390; cv=none; d=google.com; s=arc-20160816; b=BbkNUeIU1/w/3BRgZ5AdFsPaQUKQ9OxTtp8C8BBcrJAE1wjXaFpADzIsCqeUv0ILII JJ6f09e5Kn7Lum8z9FWdMR0m9LileUW2xvi2htt1eLbq7ELYNzWOfk+TYfYk9jSOPCJX O4AsqC/IpQ6akNvsAB3e5tnZIcUL9V12mxPKIQfRD5+Mp01JE37+3P/7QsENfu7iFtFy BZZ0Fo0Qk0HmgtceFMmKaNu7eG6nQkXpei2ZuAuWLxIxjLYIwgvtmKRbJH5ZxHFPF7YL drwWXLZotQpu+M/90RuibqDXXB2BZJ5e5zCUPRnCUUcbimb9quk75ZUYnM32ZM3Y1GrA QFYA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=m7ifa4GadNMb+2byfdvLDxSqR7+zM2gWhgPAPeu92tc=; b=Ycr6LV/P/8FAVFg8LyAhPfGsxnuGgAYu0eDorIkkLKcL9nI/qvaOVDi6sKMFtxM3PG b/mHZ0mXmrKzzG3foc04WqXFVBV56A14s/z2+etKfx40UCNFeBXFd1QZhAXWse8IdlxO L4oKLpn5Di4pMZPIKj4xxfwXyLHGS58cNEeS4aiK4VY+LgxG/29WHS5v615VopHXVd18 CyxwvegdS3jqQ4R+vKKjFChu8AXBgYw9bx+qQ3P1C5+whBHH6DWf2Plg+n9NI9NaWH44 qN2ZlsWCq19GL1EU9yBj6+cidFyMXPoR8/nEDJzIAkKslErRfJ8cxi98L4EjHxlbCfx2 tqZQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="DG/8NtC0"; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a40si15175959eda.86.2019.11.19.07.46.30; Tue, 19 Nov 2019 07:46:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="DG/8NtC0"; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728464AbfKSPq2 (ORCPT + 15 others); Tue, 19 Nov 2019 10:46:28 -0500 Received: from mail-lf1-f67.google.com ([209.85.167.67]:40519 "EHLO mail-lf1-f67.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728445AbfKSPq2 (ORCPT ); Tue, 19 Nov 2019 10:46:28 -0500 Received: by mail-lf1-f67.google.com with SMTP id v24so6551758lfi.7 for ; Tue, 19 Nov 2019 07:46:26 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=m7ifa4GadNMb+2byfdvLDxSqR7+zM2gWhgPAPeu92tc=; b=DG/8NtC0hi0+3I00Qm6wjNor789XyXnyK4oaKz424MVTpwcgUZL7rVPxyiwBvt196C vPoU6ZTDHQqgQTlGpQi7HZI9iQ9CKdrO2vinD4z/wLAv8SD7wf84EKgc7lDt4xHY+2Mu lZoQ1H4X8/Xjv5mhoPuvEGEEcy6yM+qHT6qN7KhuBtGI6Npdsz4XhndJlZzc1NfGuIga 92P1Btup/es4Aod6zec+3/mX9mzySHYO9mqL7ZdveNLCBKMVArRBzXzMI6hLqmFx6fXH eJ7DIq0+oAqQUeKEfIQ6kDZ5EQ9XDGJO9dbdERNrslmU0QJaWSa0d+b7khIZoIVcRzax 3b+A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=m7ifa4GadNMb+2byfdvLDxSqR7+zM2gWhgPAPeu92tc=; b=MdHTrhYauAnU09WeNmgWOTAS1ErvpMfkvV5bRivU7VfJgtBKuxstpVKTn/1NAJD0Wc 7JZnWV8Do+CmHWxaU4HVUnVya+SV6EcabnOiXK7wTksS2CAZe13FTzU0+A5hcfXn8zqm au/hG2yu/WZ0weARzo0ZIuw/keMuxymafmQV5v7o8vHCxahB3w0Dk9sfe2X6gdxk6W5q VNOZzWMVTawp/T0mnfGzJWTjXhJf85PLcd+e7pm/B2REaLNuEUSMUDIOSghKKffWo5yG 1VzybXArkioKquyU/WfrxrfM+uniVERER13CublkjddCRPGj+r6VYovF9JM51hbjv5Cj dotA== X-Gm-Message-State: APjAAAXK8USbe3huAOVjUIJQpgz+UZgy/7RcoE9M0zHd4T0SAzpUeNcJ r+rdY6nqXMu+/7mbGk+X3jU9AQ== X-Received: by 2002:a19:cc16:: with SMTP id c22mr4578097lfg.41.1574178385392; Tue, 19 Nov 2019 07:46:25 -0800 (PST) Received: from centauri.ideon.se ([85.235.10.227]) by smtp.gmail.com with ESMTPSA id v10sm9886281ljc.6.2019.11.19.07.46.24 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 19 Nov 2019 07:46:24 -0800 (PST) From: Niklas Cassel To: Niklas Cassel Cc: linux-arm-msm@vger.kernel.org, amit.kucheria@linaro.org, sboyd@kernel.org, vireshk@kernel.org, bjorn.andersson@linaro.org, ulf.hansson@linaro.org, Rob Herring , Mark Rutland , linux-pm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH v6 1/5] dt-bindings: power: avs: Add support for CPR (Core Power Reduction) Date: Tue, 19 Nov 2019 16:46:16 +0100 Message-Id: <20191119154621.55341-2-niklas.cassel@linaro.org> X-Mailer: git-send-email 2.23.0 In-Reply-To: <20191119154621.55341-1-niklas.cassel@linaro.org> References: <20191119154621.55341-1-niklas.cassel@linaro.org> MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add DT bindings to describe the CPR HW found on certain Qualcomm SoCs. Co-developed-by: Jorge Ramirez-Ortiz Signed-off-by: Jorge Ramirez-Ortiz Signed-off-by: Niklas Cassel Reviewed-by: Rob Herring --- Changes since v5: -None .../bindings/power/avs/qcom,cpr.txt | 130 ++++++++++++++++++ 1 file changed, 130 insertions(+) create mode 100644 Documentation/devicetree/bindings/power/avs/qcom,cpr.txt -- 2.23.0 diff --git a/Documentation/devicetree/bindings/power/avs/qcom,cpr.txt b/Documentation/devicetree/bindings/power/avs/qcom,cpr.txt new file mode 100644 index 000000000000..ab0d5ebbad4e --- /dev/null +++ b/Documentation/devicetree/bindings/power/avs/qcom,cpr.txt @@ -0,0 +1,130 @@ +QCOM CPR (Core Power Reduction) + +CPR (Core Power Reduction) is a technology to reduce core power on a CPU +or other device. Each OPP of a device corresponds to a "corner" that has +a range of valid voltages for a particular frequency. While the device is +running at a particular frequency, CPR monitors dynamic factors such as +temperature, etc. and suggests adjustments to the voltage to save power +and meet silicon characteristic requirements. + +- compatible: + Usage: required + Value type: + Definition: should be "qcom,qcs404-cpr", "qcom,cpr" for qcs404 + +- reg: + Usage: required + Value type: + Definition: base address and size of the rbcpr register region + +- interrupts: + Usage: required + Value type: + Definition: should specify the CPR interrupt + +- clocks: + Usage: required + Value type: + Definition: phandle to the reference clock + +- clock-names: + Usage: required + Value type: + Definition: must be "ref" + +- vdd-apc-supply: + Usage: required + Value type: + Definition: phandle to the vdd-apc-supply regulator + +- #power-domain-cells: + Usage: required + Value type: + Definition: should be 0 + +- operating-points-v2: + Usage: required + Value type: + Definition: A phandle to the OPP table containing the + performance states supported by the CPR + power domain + +- acc-syscon: + Usage: optional + Value type: + Definition: phandle to syscon for writing ACC settings + +- nvmem-cells: + Usage: required + Value type: + Definition: phandle to nvmem cells containing the data + that makes up a fuse corner, for each fuse corner. + As well as the CPR fuse revision. + +- nvmem-cell-names: + Usage: required + Value type: + Definition: should be "cpr_quotient_offset1", "cpr_quotient_offset2", + "cpr_quotient_offset3", "cpr_init_voltage1", + "cpr_init_voltage2", "cpr_init_voltage3", "cpr_quotient1", + "cpr_quotient2", "cpr_quotient3", "cpr_ring_osc1", + "cpr_ring_osc2", "cpr_ring_osc3", "cpr_fuse_revision" + for qcs404. + +Example: + + cpr_opp_table: cpr-opp-table { + compatible = "operating-points-v2-qcom-level"; + + cpr_opp1: opp1 { + opp-level = <1>; + qcom,opp-fuse-level = <1>; + }; + cpr_opp2: opp2 { + opp-level = <2>; + qcom,opp-fuse-level = <2>; + }; + cpr_opp3: opp3 { + opp-level = <3>; + qcom,opp-fuse-level = <3>; + }; + }; + + power-controller@b018000 { + compatible = "qcom,qcs404-cpr", "qcom,cpr"; + reg = <0x0b018000 0x1000>; + interrupts = <0 15 IRQ_TYPE_EDGE_RISING>; + clocks = <&xo_board>; + clock-names = "ref"; + vdd-apc-supply = <&pms405_s3>; + #power-domain-cells = <0>; + operating-points-v2 = <&cpr_opp_table>; + acc-syscon = <&tcsr>; + + nvmem-cells = <&cpr_efuse_quot_offset1>, + <&cpr_efuse_quot_offset2>, + <&cpr_efuse_quot_offset3>, + <&cpr_efuse_init_voltage1>, + <&cpr_efuse_init_voltage2>, + <&cpr_efuse_init_voltage3>, + <&cpr_efuse_quot1>, + <&cpr_efuse_quot2>, + <&cpr_efuse_quot3>, + <&cpr_efuse_ring1>, + <&cpr_efuse_ring2>, + <&cpr_efuse_ring3>, + <&cpr_efuse_revision>; + nvmem-cell-names = "cpr_quotient_offset1", + "cpr_quotient_offset2", + "cpr_quotient_offset3", + "cpr_init_voltage1", + "cpr_init_voltage2", + "cpr_init_voltage3", + "cpr_quotient1", + "cpr_quotient2", + "cpr_quotient3", + "cpr_ring_osc1", + "cpr_ring_osc2", + "cpr_ring_osc3", + "cpr_fuse_revision"; + };