From patchwork Fri Nov 15 04:59:03 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 21529 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f200.google.com (mail-ie0-f200.google.com [209.85.223.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 5A0A723FBA for ; Fri, 15 Nov 2013 04:57:41 +0000 (UTC) Received: by mail-ie0-f200.google.com with SMTP id x13sf6656117ief.7 for ; Thu, 14 Nov 2013 20:57:40 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:dlp-filter:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=MgA4vsZuvhorW5CyxPXihe+p9Gl5rChkJJQB1uSNujU=; b=IjnG46u1wb16jDQa0EaEIVhH6dewg0ey6+4UDbj+rhON+cwiNXf3ppnsTdoY5cDphg 5iEBm1vmUuTZsgaanSjOMbID1Pvg0vaiSeCjunQf1EBmN4Jk6upMUPs3HW2ltDupkHxE 4pVrpqPN3iEL7pRBmKwxBlB+VqOtNef/DktITrRTtnYpWcKBXkUrUkNeDX5R8Joewcyv y4EWghooK4DkpEfe67QjHr0E5+IHsFGAaeVJkFEWXcAl6cf9q6QJ6gdCohiF+Q2U/hqZ j166PX6tIkOC8tA2rFc8gT2XtUu51ciCw+SnPJnzwxuWk7ncJAVAsMEbRTNXn5nPRMRS i2uA== X-Gm-Message-State: ALoCoQmYrjWfMu4PBm7+rE0Gno8t34AODEBLzjNf2p6RiQfY1K7+VSLfPLJxLUJK1ePvJvc7hW5h X-Received: by 10.182.126.137 with SMTP id my9mr2178354obb.13.1384491460490; Thu, 14 Nov 2013 20:57:40 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.127.226 with SMTP id nj2ls1372517qeb.90.gmail; Thu, 14 Nov 2013 20:57:40 -0800 (PST) X-Received: by 10.58.143.17 with SMTP id sa17mr3051263veb.14.1384491460235; Thu, 14 Nov 2013 20:57:40 -0800 (PST) Received: from mail-ve0-f182.google.com (mail-ve0-f182.google.com [209.85.128.182]) by mx.google.com with ESMTPS id xt2si684732vcb.108.2013.11.14.20.57.39 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 14 Nov 2013 20:57:39 -0800 (PST) Received-SPF: neutral (google.com: 209.85.128.182 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.128.182; Received: by mail-ve0-f182.google.com with SMTP id pa12so2663330veb.27 for ; Thu, 14 Nov 2013 20:57:39 -0800 (PST) X-Received: by 10.220.147.20 with SMTP id j20mr3021102vcv.21.1384491459822; Thu, 14 Nov 2013 20:57:39 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.174.196 with SMTP id u4csp4667vcz; Thu, 14 Nov 2013 20:57:39 -0800 (PST) X-Received: by 10.66.136.71 with SMTP id py7mr5071447pab.2.1384491458506; Thu, 14 Nov 2013 20:57:38 -0800 (PST) Received: from mailout1.samsung.com (mailout1.samsung.com. [203.254.224.24]) by mx.google.com with ESMTP id gl1si804378pac.227.2013.11.14.20.57.37 for ; Thu, 14 Nov 2013 20:57:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.24 as permitted sender) client-ip=203.254.224.24; Received: from epcpsbgr4.samsung.com (u144.gpu120.samsung.co.kr [203.254.230.144]) by mailout1.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MWA007EBGFXDXH0@mailout1.samsung.com>; Fri, 15 Nov 2013 13:57:37 +0900 (KST) Received: from epcpsbgm2.samsung.com ( [172.20.52.124]) by epcpsbgr4.samsung.com (EPCPMTA) with SMTP id FD.1D.07242.0C9A5825; Fri, 15 Nov 2013 13:57:37 +0900 (KST) X-AuditID: cbfee690-b7f3d6d000001c4a-6d-5285a9c02340 Received: from epmmp1.local.host ( [203.254.227.16]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id 68.F6.08134.0C9A5825; Fri, 15 Nov 2013 13:57:36 +0900 (KST) Received: from localhost.localdomain.com ([107.108.73.95]) by mmp1.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MWA00JYUGFSVT70@mmp1.samsung.com>; Fri, 15 Nov 2013 13:57:36 +0900 (KST) From: Rajeshwari S Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, u-boot-review@google.com, alim.akhtar@samsung.com, trini@ti.com Subject: [PATCH 2/9 v8] Exynos5420: Add base addresses for 5420 Date: Fri, 15 Nov 2013 10:29:03 +0530 Message-id: <1384491550-12776-3-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.11.7 In-reply-to: <1384491550-12776-1-git-send-email-rajeshwari.s@samsung.com> References: <1384491550-12776-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrPLMWRmVeSWpSXmKPExsWyRsSkRvfgytYgg3MqFg/mbWOzeLj+JotF x5EWRosph7+wWHzbso3RYvLi+cwWy19vZLd4u7eT3YHDY3bDRRaPBZtKPe5c28PmcfbODkaP vi2rGD2O39jOFMAWxWWTkpqTWZZapG+XwJXxfN5FtoJOuYpzV+eyNzAelexi5OCQEDCRWDnb r4uRE8gUk7hwbz1bFyMXh5DAUkaJhbfvs0AkTCTeLVrHCpFYxChx/9ILdgini0mit7GNHWQS G1DVxhMJIA0iAhISv/qvMoLUMAvMZ5RY/ns3M0hCWMBe4u+yz6wgNouAqkTr/m52EJtXwEPi 7Ov/TBDbFCVmLHnGCGJzCnhKrJp+jw3EFgKq+Tr7JtgVEgLr2CXmtV1jgRgkIPFt8iEWiHdk JTYdYIaYIylxcMUNlgmMwgsYGVYxiqYWJBcUJ6UXmegVJ+YWl+al6yXn525iBAb+6X/PJuxg vHfA+hBjMtC4icxSosn5wMjJK4k3NDYzsjA1MTU2Mrc0I01YSZxX7VFSkJBAemJJanZqakFq UXxRaU5q8SFGJg5OqQZGfquNK9g8L9/1mC7XGpm+4Up4kKOr2idmxYt3Jrtar1aq6vhof4Zt ifj7p6feXrne07P46PSn737N51N4vTU/4ivv3t/BHfq1ZsskFx3bnxO8dkM7dwbbydOeFqcf nb/yP/xsWPcErbB3Xo5pYTkBPW3O3/oXHbkfkzRVMG25RoTazon2V5zSlViKMxINtZiLihMB q9F71ZICAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrHIsWRmVeSWpSXmKPExsVy+t9jAd0DK1uDDCZPNLF4MG8bm8XD9TdZ LDqOtDBaTDn8hcXi25ZtjBaTF89ntlj+eiO7xdu9newOHB6zGy6yeCzYVOpx59oeNo+zd3Yw evRtWcXocfzGdqYAtqgGRpuM1MSU1CKF1Lzk/JTMvHRbJe/geOd4UzMDQ11DSwtzJYW8xNxU WyUXnwBdt8wcoIuUFMoSc0qBQgGJxcVK+naYJoSGuOlawDRG6PqGBMH1GBmggYQ1jBnP511k K+iUqzh3dS57A+NRyS5GTg4JAROJd4vWsULYYhIX7q1n62Lk4hASWMQocf/SC3YIp4tJorex Dcjh4GAD6th4IgGkQURAQuJX/1VGkBpmgfmMEst/72YGSQgL2Ev8XfYZbCqLgKpE6/5udhCb V8BD4uzr/0wQ2xQlZix5xghicwp4Sqyafo8NxBYCqvk6+ybrBEbeBYwMqxhFUwuSC4qT0nON 9IoTc4tL89L1kvNzNzGCY+uZ9A7GVQ0WhxgFOBiVeHgjpFuDhFgTy4orcw8xSnAwK4nwPksA CvGmJFZWpRblxxeV5qQWH2JMBrpqIrOUaHI+MO7zSuINjU3MTY1NLU0sTMwsSRNWEuc92God KCSQnliSmp2aWpBaBLOFiYNTqoGxoWopZ6vPsZk37jy9yRJs2bHtrku4/e5D7o/jZlXMfiz2 ZP3L8ince98fnMH/VsjOU0rnNotb6sPKSyUBgt0OrM19y4T6jt10YFVle2aisWirxZzvE+pa jrwJOMR0N6ImuOTFbbk5WcnXJofNP3QhLXTitfnM3qvXKWhdeVuw2L5jn+bJu5kHlFiKMxIN tZiLihMBHaj2qPECAAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rajeshwari.s@samsung.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.128.182 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Adds base addresses of various IPs and controllers required for Exynos5420. Signed-off-by: Rajeshwari S Shinde Signed-off-by: Akshay Saraswat Acked-by: Simon Glass --- Changes in V2: - None Changes in V3: - None Changes in V4: - Added base address for TZPC. Changes in V5: - None Chnages in V6: - Rebased on latest samsung mainline branch. Changes in V7: - Corrected the comments Changes in V8: - None arch/arm/include/asm/arch-exynos/cpu.h | 47 +++++++++++++++++++++++++++++++++- 1 file changed, 46 insertions(+), 1 deletion(-) diff --git a/arch/arm/include/asm/arch-exynos/cpu.h b/arch/arm/include/asm/arch-exynos/cpu.h index 4b67191..a465e6d 100644 --- a/arch/arm/include/asm/arch-exynos/cpu.h +++ b/arch/arm/include/asm/arch-exynos/cpu.h @@ -88,7 +88,7 @@ #define EXYNOS4X12_DMC_PHY_BASE DEVICE_NOT_AVAILABLE #define EXYNOS4X12_AUDIOSS_BASE DEVICE_NOT_AVAILABLE -/* EXYNOS5 Common*/ +/* EXYNOS5 */ #define EXYNOS5_I2C_SPACING 0x10000 #define EXYNOS5_AUDIOSS_BASE 0x03810000 @@ -124,6 +124,44 @@ #define EXYNOS5_ADC_BASE DEVICE_NOT_AVAILABLE #define EXYNOS5_MODEM_BASE DEVICE_NOT_AVAILABLE +/* EXYNOS5420 */ +#define EXYNOS5420_AUDIOSS_BASE 0x03810000 +#define EXYNOS5420_GPIO_PART5_BASE 0x03860000 +#define EXYNOS5420_PRO_ID 0x10000000 +#define EXYNOS5420_CLOCK_BASE 0x10010000 +#define EXYNOS5420_POWER_BASE 0x10040000 +#define EXYNOS5420_SWRESET 0x10040400 +#define EXYNOS5420_SYSREG_BASE 0x10050000 +#define EXYNOS5420_TZPC_BASE 0x100E0000 +#define EXYNOS5420_WATCHDOG_BASE 0x101D0000 +#define EXYNOS5420_ACE_SFR_BASE 0x10830000 +#define EXYNOS5420_DMC_PHY_BASE 0x10C00000 +#define EXYNOS5420_DMC_CTRL_BASE 0x10C20000 +#define EXYNOS5420_DMC_TZASC0_BASE 0x10D40000 +#define EXYNOS5420_DMC_TZASC1_BASE 0x10D50000 +#define EXYNOS5420_USB_HOST_EHCI_BASE 0x12110000 +#define EXYNOS5420_MMC_BASE 0x12200000 +#define EXYNOS5420_SROMC_BASE 0x12250000 +#define EXYNOS5420_UART_BASE 0x12C00000 +#define EXYNOS5420_I2C_BASE 0x12C60000 +#define EXYNOS5420_I2C_8910_BASE 0x12E00000 +#define EXYNOS5420_SPI_BASE 0x12D20000 +#define EXYNOS5420_I2S_BASE 0x12D60000 +#define EXYNOS5420_PWMTIMER_BASE 0x12DD0000 +#define EXYNOS5420_SPI_ISP_BASE 0x131A0000 +#define EXYNOS5420_GPIO_PART2_BASE 0x13400000 +#define EXYNOS5420_GPIO_PART3_BASE 0x13410000 +#define EXYNOS5420_GPIO_PART4_BASE 0x14000000 +#define EXYNOS5420_GPIO_PART1_BASE 0x14010000 +#define EXYNOS5420_MIPI_DSIM_BASE 0x14500000 +#define EXYNOS5420_DP_BASE 0x145B0000 + +#define EXYNOS5420_USBPHY_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_USBOTG_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_FIMD_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_ADC_BASE DEVICE_NOT_AVAILABLE +#define EXYNOS5420_MODEM_BASE DEVICE_NOT_AVAILABLE + #ifndef __ASSEMBLY__ #include /* CPU detection macros */ @@ -157,6 +195,10 @@ static inline void s5p_set_cpu_id(void) /* Exynos5250 */ s5p_cpu_id = 0x5250; break; + case 0x420: + /* Exynos5420 */ + s5p_cpu_id = 0x5420; + break; } } @@ -184,6 +226,7 @@ static inline int __attribute__((no_instrument_function)) \ IS_EXYNOS_TYPE(exynos4210, 0x4210) IS_EXYNOS_TYPE(exynos4412, 0x4412) IS_EXYNOS_TYPE(exynos5250, 0x5250) +IS_EXYNOS_TYPE(exynos5420, 0x5420) #define SAMSUNG_BASE(device, base) \ static inline unsigned int __attribute__((no_instrument_function)) \ @@ -194,6 +237,8 @@ static inline unsigned int __attribute__((no_instrument_function)) \ return EXYNOS4X12_##base; \ return EXYNOS4_##base; \ } else if (cpu_is_exynos5()) { \ + if (proid_is_exynos5420()) \ + return EXYNOS5420_##base; \ return EXYNOS5_##base; \ } \ return 0; \