From patchwork Mon Dec 2 11:47:35 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 21934 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pb0-f69.google.com (mail-pb0-f69.google.com [209.85.160.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id EC01220299 for ; Mon, 2 Dec 2013 11:46:16 +0000 (UTC) Received: by mail-pb0-f69.google.com with SMTP id md12sf34291726pbc.0 for ; Mon, 02 Dec 2013 03:46:16 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:dlp-filter:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=pQ9gv60em4Y9Sm3Qaw11L7F3X44QWudxzRm7p6fg5ZA=; b=ZT88IhHFLkkU66Z/uytM53fL+MZBr8p9wsFklq1BHDYBtBPkwzyZG/DXIqSELipURX 1VMbKdnP6KS3NtGhh8BwqV4v+m4+TjBGs4trFudLxCqZ7mf1YNoQCcnjkCm7RBjGq4bJ f+KW2vI4UOFPShdizO1RngSn6T9cnsJOsSQxQB721VArEGw1QyMvh/wOy4SYky9/G9PV RLZyoxEddJIwE70/0xURBg8jL+N0HSm+m6pvB8zRwfyXJz5zaW120DL0P8VweW/fFNp9 0dv3pU9Ehd7wHAN+3ul1hCzwEMvlMQ5FFWCQW/IIVpz2VAUN8eZIEPeNIMrUxCg5LonC Ilpg== X-Gm-Message-State: ALoCoQlXs3I5Qg/QwTuuOsOBallwQCcMKXcHRZGHJ6nHuBtdYb7Fv2OL82HWoCYCbpMy4XxgKrQV X-Received: by 10.66.149.67 with SMTP id ty3mr20666545pab.27.1385984776151; Mon, 02 Dec 2013 03:46:16 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.49.10 with SMTP id q10ls3074379qen.0.gmail; Mon, 02 Dec 2013 03:46:16 -0800 (PST) X-Received: by 10.221.3.200 with SMTP id nz8mr71018vcb.67.1385984776031; Mon, 02 Dec 2013 03:46:16 -0800 (PST) Received: from mail-vc0-f172.google.com (mail-vc0-f172.google.com [209.85.220.172]) by mx.google.com with ESMTPS id t2si29502885vem.28.2013.12.02.03.46.16 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 02 Dec 2013 03:46:16 -0800 (PST) Received-SPF: neutral (google.com: 209.85.220.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.220.172; Received: by mail-vc0-f172.google.com with SMTP id hz11so8365308vcb.31 for ; Mon, 02 Dec 2013 03:46:16 -0800 (PST) X-Received: by 10.52.230.35 with SMTP id sv3mr1797053vdc.27.1385984775938; Mon, 02 Dec 2013 03:46:15 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.174.196 with SMTP id u4csp113516vcz; Mon, 2 Dec 2013 03:46:15 -0800 (PST) X-Received: by 10.68.143.231 with SMTP id sh7mr20965298pbb.7.1385984769076; Mon, 02 Dec 2013 03:46:09 -0800 (PST) Received: from mailout3.samsung.com (mailout3.samsung.com. [203.254.224.33]) by mx.google.com with ESMTPS id pt8si47686949pac.221.2013.12.02.03.46.08 for (version=TLSv1 cipher=RC4-MD5 bits=128/128); Mon, 02 Dec 2013 03:46:09 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.33 as permitted sender) client-ip=203.254.224.33; Received: from epcpsbgr5.samsung.com (u145.gpu120.samsung.co.kr [203.254.230.145]) by mailout3.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MX600LNGGOUMXB0@mailout3.samsung.com>; Mon, 02 Dec 2013 20:46:06 +0900 (KST) Received: from epcpsbgm1.samsung.com ( [172.20.52.123]) by epcpsbgr5.samsung.com (EPCPMTA) with SMTP id 20.37.18608.EF27C925; Mon, 02 Dec 2013 20:46:06 +0900 (KST) X-AuditID: cbfee691-b7f666d0000048b0-f5-529c72fe8b10 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id 3F.C4.32308.EF27C925; Mon, 02 Dec 2013 20:46:06 +0900 (KST) Received: from localhost.localdomain.com ([107.108.73.95]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MX600DAVGOFNY80@mmp2.samsung.com>; Mon, 02 Dec 2013 20:46:06 +0900 (KST) From: Rajeshwari S Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, u-boot-review@google.com, alim.akhtar@samsung.com, trini@ti.com Subject: [PATCH 6/9 V9] Exynos5420: Add base patch for SMDK5420 Date: Mon, 02 Dec 2013 17:17:35 +0530 Message-id: <1385984858-30816-7-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.11.7 In-reply-to: <1385984858-30816-1-git-send-email-rajeshwari.s@samsung.com> References: <1385984858-30816-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrHLMWRmVeSWpSXmKPExsWyRsSkWvdf0Zwgg0vHJC0ezNvGZvFw/U0W i44jLYwWUw5/YbH4tmUbo8XkxfOZLZa/3shu8XZvJ7sDh8fshossHgs2lXrcubaHzePsnR2M Hn1bVjF6HL+xnSmALYrLJiU1J7MstUjfLoErY8GGk0wFf8Irru6qbGD8Z9fFyMkhIWAi0dyx lAnCFpO4cG89WxcjF4eQwFJGibWtX5hgiv73zWSFSExnlFh0eTELhNPFJPH+CUgLBwcbUNXG EwkgDSICEhK/+q8ygtQwC8xnlFj+ezczSI2wgL3E+YkiIDUsAqoSa3ZcZAWxeQU8JJYt+8QG sUxRYsaSZ4wgNqeAp8S0xxtYQFqFgGoePvQGGSkhsIpd4srZq2wQcwQkvk0+BFYjISArsekA M8QYSYmDK26wTGAUXsDIsIpRNLUguaA4Kb3IVK84Mbe4NC9dLzk/dxMjMOxP/3s2cQfj/QPW hxiTgcZNZJYSTc4Hxk1eSbyhsZmRhamJqbGRuaUZacJK4rzpj5KChATSE0tSs1NTC1KL4otK c1KLDzEycXBKNTDaBCT9eGC2bQK7huTGHzyfTq8snu5/953ycf7zdxtEb+Qs2Ka0RaftTsOX +w+4T4WrFySVvZL2fbiz6uAztkZ/VXUBHYXtMTc01z8+uZnz6kbtm10pvq8XdOyKmFvJbMYY 5dF8TT4h1Np0/2UTm1MTl1gyNf49+jDh55QLSs/2Fn5acvBN2GwrJZbijERDLeai4kQA2/du YZECAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrNIsWRmVeSWpSXmKPExsVy+t9jQd1/RXOCDHqX8Vs8mLeNzeLh+pss Fh1HWhgtphz+wmLxbcs2RovJi+czWyx/vZHd4u3eTnYHDo/ZDRdZPBZsKvW4c20Pm8fZOzsY Pfq2rGL0OH5jO1MAW1QDo01GamJKapFCal5yfkpmXrqtkndwvHO8qZmBoa6hpYW5kkJeYm6q rZKLT4CuW2YO0EVKCmWJOaVAoYDE4mIlfTtME0JD3HQtYBojdH1DguB6jAzQQMIaxowFG04y FfwJr7i6q7KB8Z9dFyMnh4SAicT/vpmsELaYxIV769m6GLk4hASmM0osuryYBcLpYpJ4/wQk w8HBBtSx8UQCSIOIgITEr/6rjCA1zALzGSWW/97NDFIjLGAvcX6iCEgNi4CqxJodF8EW8Ap4 SCxb9okNYpmixIwlzxhBbE4BT4lpjzewgLQKAdU8fOg9gZF3ASPDKkbR1ILkguKk9FxDveLE 3OLSvHS95PzcTYzgqHomtYNxZYPFIUYBDkYlHt6LwnOChFgTy4orcw8xSnAwK4nwvkwECvGm JFZWpRblxxeV5qQWH2JMBjpqIrOUaHI+MOLzSuINjU3MTY1NLU0sTMwsSRNWEuc90GodKCSQ nliSmp2aWpBaBLOFiYNTqoFx6gnHgsuOW93ePPja0NMRKlHtc1n2t9nTR/+/XTdMmroq3ffZ yfV6N69ZiAqEXr+x+Wb8rPuOz3/c0Yt4q/EjyzJvf+C7+0s7rnHOfrLzw44ycRaGjjNz+ZQe XY6x0bTVFaz1+cP2/VZvhKuK5o8rr2U/met/mJfwQ3Juer3yJ7M123db5V0/ocRSnJFoqMVc VJwIAIAW2NbuAgAA DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rajeshwari.s@samsung.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.220.172 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Adding the base patch for Exynos based SMDK5420. This shall enable compilation and basic boot support for SMDK5420. Signed-off-by: Rajeshwari S Shinde Signed-off-by: Akshay Saraswat --- Changes in V2: - None Changes in V3: - None Changes in V4: - Rebased on latest u-boot-samsung tree. Changes in V5: - Removed functions board_eth_init and board_mmc_init as they were moved to common/board.c Changes in V6: - None Changes in V7: - added CONFIG_EXYNOS_SPL to build 5420 and 5250 Changes in V8: - None Changes in V9: - Rebased on latest code. board/samsung/common/board.c | 2 + board/samsung/smdk5420/Makefile | 13 +++ board/samsung/smdk5420/smdk5420.c | 159 ++++++++++++++++++++++++++++++++++ board/samsung/smdk5420/smdk5420_spl.c | 52 +++++++++++ boards.cfg | 1 + include/configs/arndale.h | 1 + include/configs/exynos5250-dt.h | 1 + tools/Makefile | 3 +- 8 files changed, 231 insertions(+), 1 deletion(-) create mode 100644 board/samsung/smdk5420/Makefile create mode 100644 board/samsung/smdk5420/smdk5420.c create mode 100644 board/samsung/smdk5420/smdk5420_spl.c diff --git a/board/samsung/common/board.c b/board/samsung/common/board.c index 9ebfc42..2512a59 100644 --- a/board/samsung/common/board.c +++ b/board/samsung/common/board.c @@ -143,6 +143,7 @@ struct cros_ec_dev *board_get_cros_ec_dev(void) return local.cros_ec_dev; } +#ifdef CONFIG_CROS_EC static int board_init_cros_ec_devices(const void *blob) { local.cros_ec_err = cros_ec_init(blob, &local.cros_ec_dev); @@ -151,6 +152,7 @@ static int board_init_cros_ec_devices(const void *blob) return 0; } +#endif #if defined(CONFIG_POWER) #ifdef CONFIG_POWER_MAX77686 diff --git a/board/samsung/smdk5420/Makefile b/board/samsung/smdk5420/Makefile new file mode 100644 index 0000000..c440753 --- /dev/null +++ b/board/samsung/smdk5420/Makefile @@ -0,0 +1,13 @@ +# +# Copyright (C) 2013 Samsung Electronics +# +# SPDX-License-Identifier: GPL-2.0+ +# + + +obj-y += smdk5420_spl.o + +ifndef CONFIG_SPL_BUILD +obj-y += smdk5420.o +endif + diff --git a/board/samsung/smdk5420/smdk5420.c b/board/samsung/smdk5420/smdk5420.c new file mode 100644 index 0000000..3ad2ad0 --- /dev/null +++ b/board/samsung/smdk5420/smdk5420.c @@ -0,0 +1,159 @@ +/* + * Copyright (C) 2013 Samsung Electronics + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include +#include + +DECLARE_GLOBAL_DATA_PTR; + +#ifdef CONFIG_USB_EHCI_EXYNOS +static int board_usb_vbus_init(void) +{ + struct exynos5_gpio_part1 *gpio1 = (struct exynos5_gpio_part1 *) + samsung_get_base_gpio_part1(); + + /* Enable VBUS power switch */ + s5p_gpio_direction_output(&gpio1->x2, 6, 1); + + /* VBUS turn ON time */ + mdelay(3); + + return 0; +} +#endif + +int exynos_init(void) +{ +#ifdef CONFIG_USB_EHCI_EXYNOS + board_usb_vbus_init(); +#endif + return 0; +} + +#ifdef CONFIG_LCD +void cfg_lcd_gpio(void) +{ + struct exynos5_gpio_part1 *gpio1 = + (struct exynos5_gpio_part1 *)samsung_get_base_gpio_part1(); + + /* For Backlight */ + s5p_gpio_cfg_pin(&gpio1->b2, 0, GPIO_OUTPUT); + s5p_gpio_set_value(&gpio1->b2, 0, 1); + + /* LCD power on */ + s5p_gpio_cfg_pin(&gpio1->x1, 5, GPIO_OUTPUT); + s5p_gpio_set_value(&gpio1->x1, 5, 1); + + /* Set Hotplug detect for DP */ + s5p_gpio_cfg_pin(&gpio1->x0, 7, GPIO_FUNC(0x3)); +} + +vidinfo_t panel_info = { + .vl_freq = 60, + .vl_col = 2560, + .vl_row = 1600, + .vl_width = 2560, + .vl_height = 1600, + .vl_clkp = CONFIG_SYS_LOW, + .vl_hsp = CONFIG_SYS_LOW, + .vl_vsp = CONFIG_SYS_LOW, + .vl_dp = CONFIG_SYS_LOW, + .vl_bpix = 4, /* LCD_BPP = 2^4, for output conosle on LCD */ + + /* wDP panel timing infomation */ + .vl_hspw = 32, + .vl_hbpd = 80, + .vl_hfpd = 48, + + .vl_vspw = 6, + .vl_vbpd = 37, + .vl_vfpd = 3, + .vl_cmd_allow_len = 0xf, + + .win_id = 3, + .cfg_gpio = cfg_lcd_gpio, + .backlight_on = NULL, + .lcd_power_on = NULL, + .reset_lcd = NULL, + .dual_lcd_enabled = 0, + + .init_delay = 0, + .power_on_delay = 0, + .reset_delay = 0, + .interface_mode = FIMD_RGB_INTERFACE, + .dp_enabled = 1, +}; + +static struct edp_device_info edp_info = { + .disp_info = { + .h_res = 2560, + .h_sync_width = 32, + .h_back_porch = 80, + .h_front_porch = 48, + .v_res = 1600, + .v_sync_width = 6, + .v_back_porch = 37, + .v_front_porch = 3, + .v_sync_rate = 60, + }, + .lt_info = { + .lt_status = DP_LT_NONE, + }, + .video_info = { + .master_mode = 0, + .bist_mode = DP_DISABLE, + .bist_pattern = NO_PATTERN, + .h_sync_polarity = 0, + .v_sync_polarity = 0, + .interlaced = 0, + .color_space = COLOR_RGB, + .dynamic_range = VESA, + .ycbcr_coeff = COLOR_YCBCR601, + .color_depth = COLOR_8, + }, +}; + +static struct exynos_dp_platform_data dp_platform_data = { + .phy_enable = set_dp_phy_ctrl, + .edp_dev_info = &edp_info, +}; + +void init_panel_info(vidinfo_t *vid) +{ + vid->rgb_mode = MODE_RGB_P; + + exynos_set_dp_platform_data(&dp_platform_data); +} +#endif + +int board_get_revision(void) +{ + return 0; +} + +#ifdef CONFIG_DISPLAY_BOARDINFO +int checkboard(void) +{ + const char *board_name; + + board_name = fdt_getprop(gd->fdt_blob, 0, "model", NULL); + if (board_name == NULL) + printf("\nUnknown Board\n"); + else + printf("\nBoard: %s\n", board_name); + + return 0; +} +#endif diff --git a/board/samsung/smdk5420/smdk5420_spl.c b/board/samsung/smdk5420/smdk5420_spl.c new file mode 100644 index 0000000..73359f7 --- /dev/null +++ b/board/samsung/smdk5420/smdk5420_spl.c @@ -0,0 +1,52 @@ +/* + * Copyright (C) 2013 The Chromium OS Authors. + * + * SPDX-License-Identifier: GPL-2.0+ + */ + +#include +#include +#include +#include + +#define SIGNATURE 0xdeadbeef + +/* Parameters of early board initialization in SPL */ +static struct spl_machine_param machine_param + __attribute__((section(".machine_param"))) = { + .signature = SIGNATURE, + .version = 1, + .params = "vmubfasirM", + .size = sizeof(machine_param), + + .mem_iv_size = 0x1f, + .mem_type = DDR_MODE_DDR3, + + /* + * Set uboot_size to 0x100000 bytes. + * + * This is an overly conservative value chosen to accommodate all + * possible U-Boot image. You are advised to set this value to a + * smaller realistic size via scripts that modifies the .machine_param + * section of output U-Boot image. + */ + .uboot_size = 0x100000, + + .boot_source = BOOT_MODE_OM, + .frequency_mhz = 800, + .arm_freq_mhz = 900, + .serial_base = 0x12c30000, + .i2c_base = 0x12c60000, + .mem_manuf = MEM_MANUF_SAMSUNG, +}; + +struct spl_machine_param *spl_get_machine_params(void) +{ + if (machine_param.signature != SIGNATURE) { + /* Will hang if SIGNATURE dont match */ + while (1) + ; + } + + return &machine_param; +} diff --git a/boards.cfg b/boards.cfg index 36f0924..7727744 100644 --- a/boards.cfg +++ b/boards.cfg @@ -270,6 +270,7 @@ Active arm armv7 exynos samsung arndale Active arm armv7 exynos samsung origen origen - Chander Kashyap Active arm armv7 exynos samsung smdk5250 smdk5250 - Chander Kashyap Active arm armv7 exynos samsung smdk5250 snow - Rajeshwari Shinde +Active arm armv7 exynos samsung smdk5420 smdk5420 - Rajeshwari Shinde Active arm armv7 exynos samsung smdkv310 smdkv310 - Chander Kashyap Active arm armv7 exynos samsung trats trats - Lukasz Majewski Active arm armv7 exynos samsung trats2 trats2 - Piotr Wilczek diff --git a/include/configs/arndale.h b/include/configs/arndale.h index 45fa047..6116276 100644 --- a/include/configs/arndale.h +++ b/include/configs/arndale.h @@ -117,6 +117,7 @@ #define CONFIG_USB_STORAGE /* MMC SPL */ +#define CONFIG_EXYNOS_SPL #define CONFIG_SPL #define COPY_BL2_FNPTR_ADDR 0x02020030 diff --git a/include/configs/exynos5250-dt.h b/include/configs/exynos5250-dt.h index 89adbf3..49c4392 100644 --- a/include/configs/exynos5250-dt.h +++ b/include/configs/exynos5250-dt.h @@ -155,6 +155,7 @@ #define CONFIG_TPM_TIS_I2C_SLAVE_ADDR 0x20 /* MMC SPL */ +#define CONFIG_EXYNOS_SPL #define CONFIG_SPL #define COPY_BL2_FNPTR_ADDR 0x02020030 diff --git a/tools/Makefile b/tools/Makefile index 14d94e3..d4bc84d 100644 --- a/tools/Makefile +++ b/tools/Makefile @@ -53,6 +53,7 @@ BIN_FILES-$(CONFIG_XWAY_SWAP_BYTES) += xway-swap-bytes$(SFX) BIN_FILES-y += mkenvimage$(SFX) BIN_FILES-y += mkimage$(SFX) BIN_FILES-$(CONFIG_EXYNOS5250) += mk$(BOARD)spl$(SFX) +BIN_FILES-$(CONFIG_EXYNOS5420) += mk$(BOARD)spl$(SFX) BIN_FILES-$(CONFIG_MX23) += mxsboot$(SFX) BIN_FILES-$(CONFIG_MX28) += mxsboot$(SFX) BIN_FILES-$(CONFIG_NETCONSOLE) += ncb$(SFX) @@ -87,7 +88,7 @@ NOPED_OBJ_FILES-y += ublimage.o OBJ_FILES-$(CONFIG_BUILD_ENVCRC) += envcrc.o OBJ_FILES-$(CONFIG_CMD_LOADS) += img2srec.o OBJ_FILES-$(CONFIG_CMD_NET) += gen_eth_addr.o -OBJ_FILES-$(CONFIG_EXYNOS5250) += mkexynosspl.o +OBJ_FILES-$(CONFIG_EXYNOS_SPL) += mkexynosspl.o OBJ_FILES-$(CONFIG_KIRKWOOD) += kwboot.o OBJ_FILES-$(CONFIG_LCD_LOGO) += bmp_logo.o OBJ_FILES-$(CONFIG_MX23) += mxsboot.o