From patchwork Mon Dec 16 08:42:37 2013 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Rajeshwari Shinde X-Patchwork-Id: 22508 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qc0-f200.google.com (mail-qc0-f200.google.com [209.85.216.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id F394023FF1 for ; Mon, 16 Dec 2013 08:41:18 +0000 (UTC) Received: by mail-qc0-f200.google.com with SMTP id x13sf8419291qcv.11 for ; Mon, 16 Dec 2013 00:41:18 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:dlp-filter:x-original-sender :x-original-authentication-results:precedence:mailing-list:list-id :list-post:list-help:list-archive:list-unsubscribe; bh=8WTmulIsl48w5fcp3eD/19ypxFqImVd6oiAoGvqUhWM=; b=AHMVDWgWLHMRJtNh6GG/mzM8JeVPu4zHk5eRXqWIY9dtVEYDPPw/vkjJLBxuvyJ3+Y RKpfV46J/LE5XEqxFgrn8/tRdbLf6Z263e72NokeptAz6U+ppOh++XqmxU5adFwGP93V lcs/jmdL+zA5e38tU9/rwL+IhKHmI0nyjzhej9e3u91bl4Ua6bXqlsHeCA9fU7urROkc /annsAAxr0fopDTMhWIfH0O9qtxpqXEL0rUyEpcSLjwOnVqIDbS1OgyXfzn3PUauKDoD YNL5y7wJCWIJXRpdJ0Hfgq8EvZReGcfy8lUHPIONVpZ2otmyjCr8NiDTGUoCkGNCz0Nu MgYQ== X-Gm-Message-State: ALoCoQmhzVdvjjMJieiM85Z11zNr0UhuetERPHacM6mFHoQFyykCNP4h7NlvYVInstUL/kgfWIn8 X-Received: by 10.224.55.81 with SMTP id t17mr5596938qag.3.1387183278816; Mon, 16 Dec 2013 00:41:18 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.94.41 with SMTP id cz9ls2057497qeb.57.gmail; Mon, 16 Dec 2013 00:41:18 -0800 (PST) X-Received: by 10.58.118.36 with SMTP id kj4mr7943023veb.2.1387183278693; Mon, 16 Dec 2013 00:41:18 -0800 (PST) Received: from mail-vb0-f44.google.com (mail-vb0-f44.google.com [209.85.212.44]) by mx.google.com with ESMTPS id dj3si3823676vcb.44.2013.12.16.00.41.18 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 16 Dec 2013 00:41:18 -0800 (PST) Received-SPF: neutral (google.com: 209.85.212.44 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.212.44; Received: by mail-vb0-f44.google.com with SMTP id x8so2959707vbf.31 for ; Mon, 16 Dec 2013 00:41:18 -0800 (PST) X-Received: by 10.220.99.12 with SMTP id s12mr169071vcn.52.1387183278624; Mon, 16 Dec 2013 00:41:18 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patches@linaro.org Received: by 10.220.174.196 with SMTP id u4csp81865vcz; Mon, 16 Dec 2013 00:41:17 -0800 (PST) X-Received: by 10.66.188.203 with SMTP id gc11mr18520739pac.63.1387183275888; Mon, 16 Dec 2013 00:41:15 -0800 (PST) Received: from mailout2.samsung.com (mailout2.samsung.com. [203.254.224.25]) by mx.google.com with ESMTPS id zi8si8233223pac.243.2013.12.16.00.41.15 for (version=TLSv1 cipher=RC4-MD5 bits=128/128); Mon, 16 Dec 2013 00:41:15 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of rajeshwari.s@samsung.com designates 203.254.224.25 as permitted sender) client-ip=203.254.224.25; Received: from epcpsbgr4.samsung.com (u144.gpu120.samsung.co.kr [203.254.230.144]) by mailout2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0MXW00GV75GP7GB0@mailout2.samsung.com>; Mon, 16 Dec 2013 17:41:13 +0900 (KST) Received: from epcpsbgm2.samsung.com ( [172.20.52.122]) by epcpsbgr4.samsung.com (EPCPMTA) with SMTP id 50.11.02798.9ACBEA25; Mon, 16 Dec 2013 17:41:13 +0900 (KST) X-AuditID: cbfee690-b7f206d000000aee-d4-52aebca9d800 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm2.samsung.com (EPCPMTA) with SMTP id DC.F5.20899.9ACBEA25; Mon, 16 Dec 2013 17:41:13 +0900 (KST) Received: from localhost.localdomain.com ([107.108.73.95]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0MXW00AYZ5G8P680@mmp2.samsung.com>; Mon, 16 Dec 2013 17:41:13 +0900 (KST) From: Rajeshwari S Shinde To: u-boot@lists.denx.de Cc: patches@linaro.org, sjg@chromium.org, mk7.kang@samsung.com, chander.kashyap@linaro.org, u-boot-review@google.com, alim.akhtar@samsung.com Subject: [PATCH 04/11 V11] EXYNOS5420: Add dmc and phy_control register structure Date: Mon, 16 Dec 2013 14:12:37 +0530 Message-id: <1387183364-20546-5-git-send-email-rajeshwari.s@samsung.com> X-Mailer: git-send-email 1.7.11.7 In-reply-to: <1387183364-20546-1-git-send-email-rajeshwari.s@samsung.com> References: <1387183364-20546-1-git-send-email-rajeshwari.s@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFvrKLMWRmVeSWpSXmKPExsWyRsSkSnflnnVBBgdbtS0ezNvGZvFw/U0W i44jLYwWUw5/YbH4tmUbo8Xy1xvZLd7u7WR3YPeY3XCRxWPBplKPO9f2sHmcvbOD0aNvyyrG ANYoLpuU1JzMstQifbsEroyNC+YwFrRpV+y6MJ+lgfGQchcjJ4eEgInE7W2nGSFsMYkL99az gdhCAksZJWY8MYOpabq3mKWLkQsoPp1R4nH3WXaIoi4micsXTLoYOTjYgIo2nkgACYsISEj8 6r/KCFLPLNDPKPFx939WkISwQLDEmc33wWwWAVWJyRv3soDYvAIeEreXL4Y6QlFixpJnYDan gKfE5SfLmCB2eUi86LwDNlRCYBG7RMuvVnaIQQIS3yYfYgE5QkJAVmLTAWaIOZISB1fcYJnA KLyAkWEVo2hqQXJBcVJ6kYlecWJucWleul5yfu4mRmCQn/73bMIOxnsHrA8xJgONm8gsJZqc D4ySvJJ4Q2MzIwtTE1NjI3NLM9KElcR51R4lBQkJpCeWpGanphakFsUXleakFh9iZOLglGpg nLVlybN3rOzTWQ7m1UhV1BixPX2as3V+6Oq/z9N5hVjmH+v9v7rIe1ttjFfWwnfbVllZrZx0 vkmrcOPb7V4v+SRanQvr9ZW9LkrfmMPt8/SB/u1D1d9X8HF6NaoGqNrpOio9ybLxmyAtbu9k mlMkckc5+p3O401R63w4F7ZPmf7ff9W06xd4lViKMxINtZiLihMBCbxFL4gCAAA= X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFrrMIsWRmVeSWpSXmKPExsVy+t9jQd2Ve9YFGZy/pWDxYN42NouH62+y WHQcaWG0mHL4C4vFty3bGC2Wv97IbvF2bye7A7vH7IaLLB4LNpV63Lm2h83j7J0djB59W1Yx BrBGNTDaZKQmpqQWKaTmJeenZOal2yp5B8c7x5uaGRjqGlpamCsp5CXmptoqufgE6Lpl5gDd oaRQlphTChQKSCwuVtK3wzQhNMRN1wKmMULXNyQIrsfIAA0krGHM2LhgDmNBm3bFrgvzWRoY Dyl3MXJySAiYSDTdW8wCYYtJXLi3nq2LkYtDSGA6o8Tj7rPsIAkhgS4micsXTLoYOTjYgBo2 nkgACYsISEj86r/KCFLPLNDPKPFx939WkISwQLDEmc33wWwWAVWJyRv3gi3gFfCQuL18MSPE MkWJGUuegdmcAp4Sl58sY4LY5SHxovMO4wRG3gWMDKsYRVMLkguKk9JzjfSKE3OLS/PS9ZLz czcxgqPomfQOxlUNFocYBTgYlXh4FSzXBQmxJpYVV+YeYpTgYFYS4Y25ujZIiDclsbIqtSg/ vqg0J7X4EGMy0FUTmaVEk/OBEZ5XEm9obGJuamxqaWJhYmZJmrCSOO/BVutAIYH0xJLU7NTU gtQimC1MHJxSDYwW617XLfvDevv1zzRHm9yGmINSmrpNSSlLrE1XzVA6LJi01GiFxBmZyQcL f6XMSHnzOOtlU/CSvMlH61/npSdNuX3XUdM8bfm03UvONb5MOL9usZyd0b/b75QaDjK/4OZw 8Uwy7Tl16dO8B3nZEd7bkgy9Xvx/GzFhY5fopCphrzWKDgsY7pkpsRRnJBpqMRcVJwIAGk0m 4uYCAAA= DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: rajeshwari.s@samsung.com X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.212.44 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Precedence: list Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org List-ID: X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add dmc and phy_control register structure for 5420. Signed-off-by: Rajeshwari S Shinde Acked-by: Simon Glass --- Changes in V10: - New patch Changes in V11: - None arch/arm/include/asm/arch-exynos/dmc.h | 167 +++++++++++++++++++++++++++++++++ 1 file changed, 167 insertions(+) diff --git a/arch/arm/include/asm/arch-exynos/dmc.h b/arch/arm/include/asm/arch-exynos/dmc.h index f65c676..32ad3ae 100644 --- a/arch/arm/include/asm/arch-exynos/dmc.h +++ b/arch/arm/include/asm/arch-exynos/dmc.h @@ -205,6 +205,127 @@ struct exynos5_dmc { unsigned int pmcnt3_ppc_a; }; +struct exynos5420_dmc { + unsigned int concontrol; + unsigned int memcontrol; + unsigned int cgcontrol; + unsigned char res500[0x4]; + unsigned int directcmd; + unsigned int prechconfig0; + unsigned int phycontrol0; + unsigned int prechconfig1; + unsigned char res1[0x8]; + unsigned int pwrdnconfig; + unsigned int timingpzq; + unsigned int timingref; + unsigned int timingrow0; + unsigned int timingdata0; + unsigned int timingpower0; + unsigned int phystatus; + unsigned int etctiming; + unsigned int chipstatus; + unsigned char res3[0x8]; + unsigned int mrstatus; + unsigned char res4[0x8]; + unsigned int qoscontrol0; + unsigned char resr5[0x4]; + unsigned int qoscontrol1; + unsigned char res6[0x4]; + unsigned int qoscontrol2; + unsigned char res7[0x4]; + unsigned int qoscontrol3; + unsigned char res8[0x4]; + unsigned int qoscontrol4; + unsigned char res9[0x4]; + unsigned int qoscontrol5; + unsigned char res10[0x4]; + unsigned int qoscontrol6; + unsigned char res11[0x4]; + unsigned int qoscontrol7; + unsigned char res12[0x4]; + unsigned int qoscontrol8; + unsigned char res13[0x4]; + unsigned int qoscontrol9; + unsigned char res14[0x4]; + unsigned int qoscontrol10; + unsigned char res15[0x4]; + unsigned int qoscontrol11; + unsigned char res16[0x4]; + unsigned int qoscontrol12; + unsigned char res17[0x4]; + unsigned int qoscontrol13; + unsigned char res18[0x4]; + unsigned int qoscontrol14; + unsigned char res19[0x4]; + unsigned int qoscontrol15; + unsigned char res20[0x4]; + unsigned int timing_set_sw; + unsigned int timingrow1; + unsigned int timingdata1; + unsigned int timingpower1; + unsigned char res300[0x4]; + unsigned int wrtra_config; + unsigned int rdlvl_config; + unsigned char res21[0x4]; + unsigned int brbrsvcontrol; + unsigned int brbrsvconfig; + unsigned int brbqosconfig; + unsigned char res301[0x14]; + unsigned int wrlvl_config0; + unsigned int wrlvl_config1; + unsigned int wrlvl_status; + unsigned char res23[0x4]; + unsigned int ppcclockon; + unsigned int perevconfig0; + unsigned int perevconfig1; + unsigned int perevconfig2; + unsigned int perevconfig3; + unsigned char res24[0xc]; + unsigned int control_io_rdata; + unsigned char res240[0xc]; + unsigned int cacal_config0; + unsigned int cacal_config1; + unsigned int cacal_status; + unsigned char res302[0xa4]; + unsigned int bp_control0; + unsigned int bp_config0_r; + unsigned int bp_config0_w; + unsigned char res303[0x4]; + unsigned int bp_control1; + unsigned int bp_config1_r; + unsigned int bp_config1_w; + unsigned char res304[0x4]; + unsigned int bp_control2; + unsigned int bp_config2_r; + unsigned int bp_config2_w; + unsigned char res305[0x4]; + unsigned int bp_control3; + unsigned int bp_config3_r; + unsigned int bp_config3_w; + unsigned char res306[0xddb4]; + unsigned int pmnc_ppc; + unsigned char res25[0xc]; + unsigned int cntens_ppc; + unsigned char res26[0xc]; + unsigned int cntenc_ppc; + unsigned char res27[0xc]; + unsigned int intens_ppc; + unsigned char res28[0xc]; + unsigned int intenc_ppc; + unsigned char res29[0xc]; + unsigned int flag_ppc; + unsigned char res30[0xac]; + unsigned int ccnt_ppc; + unsigned char res31[0xc]; + unsigned int pmcnt0_ppc; + unsigned char res32[0xc]; + unsigned int pmcnt1_ppc; + unsigned char res33[0xc]; + unsigned int pmcnt2_ppc; + unsigned char res34[0xc]; + unsigned int pmcnt3_ppc; +}; + struct exynos5_phy_control { unsigned int phy_con0; unsigned int phy_con1; @@ -252,6 +373,52 @@ struct exynos5_phy_control { unsigned int phy_con42; }; +struct exynos5420_phy_control { + unsigned int phy_con0; + unsigned int phy_con1; + unsigned int phy_con2; + unsigned int phy_con3; + unsigned int phy_con4; + unsigned int phy_con5; + unsigned int phy_con6; + unsigned char res2[0x4]; + unsigned int phy_con8; + unsigned char res5[0x4]; + unsigned int phy_con10; + unsigned int phy_con11; + unsigned int phy_con12; + unsigned int phy_con13; + unsigned int phy_con14; + unsigned int phy_con15; + unsigned int phy_con16; + unsigned char res4[0x4]; + unsigned int phy_con17; + unsigned int phy_con18; + unsigned int phy_con19; + unsigned int phy_con20; + unsigned int phy_con21; + unsigned int phy_con22; + unsigned int phy_con23; + unsigned int phy_con24; + unsigned int phy_con25; + unsigned int phy_con26; + unsigned int phy_con27; + unsigned int phy_con28; + unsigned int phy_con29; + unsigned int phy_con30; + unsigned int phy_con31; + unsigned int phy_con32; + unsigned int phy_con33; + unsigned int phy_con34; + unsigned char res6[0x8]; + unsigned int phy_con37; + unsigned char res7[0x4]; + unsigned int phy_con39; + unsigned int phy_con40; + unsigned int phy_con41; + unsigned int phy_con42; +}; + enum ddr_mode { DDR_MODE_DDR2, DDR_MODE_DDR3,