From patchwork Wed Jun 4 16:07:29 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 31372 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-vc0-f198.google.com (mail-vc0-f198.google.com [209.85.220.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 65B8E203AC for ; Wed, 4 Jun 2014 16:07:51 +0000 (UTC) Received: by mail-vc0-f198.google.com with SMTP id ik5sf20111126vcb.1 for ; Wed, 04 Jun 2014 09:07:51 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=YquehSMy8jiul3xmThObv6mmpAv/r77W4H43gezmMfI=; b=gLgw6yPRBMa11T2xZRRTKkvUelTbq3i8BKMsysoL8J8a3YeWJquOScTVZAH0d9oNQY SKQIUIsJWw6peQ3s0BvPXnQRhAl2/zTURLGGbCVSr/XX1TyEcA+RxVo1K6fcRmB5vdSF XWurlzA49qYwXR4Hv13syoUwBj9m/ekvwqMdq1WBv6SCy4fNBmr2WuSdYFFHbtTMg2Dz KoaTBhiJOf0pIImgVYFGCMn9rHL6oH1Bdj5W5uOvGPOKhXR9eObjaTCLj8nkz+fBNI8r a7tvaJI0Cwk+0PQgdcytk6u5/s9tTqxpn+DlBm/A07UyGEQlmI5XJCq8VjMXdqY7uPct sjwQ== X-Gm-Message-State: ALoCoQl/bxQ4Ay8zC0s0pNLQTPrMYJ5bVe5Pn8qO/Efc5yef0iXsY4IelYqImtsbgKuxAk9B9/wS X-Received: by 10.224.57.142 with SMTP id c14mr5714741qah.7.1401898071147; Wed, 04 Jun 2014 09:07:51 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.81.115 with SMTP id e106ls3163265qgd.65.gmail; Wed, 04 Jun 2014 09:07:51 -0700 (PDT) X-Received: by 10.220.94.146 with SMTP id z18mr5409562vcm.40.1401898071055; Wed, 04 Jun 2014 09:07:51 -0700 (PDT) Received: from mail-ve0-f172.google.com (mail-ve0-f172.google.com [209.85.128.172]) by mx.google.com with ESMTPS id pd4si1976409vec.35.2014.06.04.09.07.51 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 04 Jun 2014 09:07:51 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.172 as permitted sender) client-ip=209.85.128.172; Received: by mail-ve0-f172.google.com with SMTP id oz11so9090981veb.17 for ; Wed, 04 Jun 2014 09:07:51 -0700 (PDT) X-Received: by 10.58.185.165 with SMTP id fd5mr15483404vec.41.1401898070976; Wed, 04 Jun 2014 09:07:50 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.54.6 with SMTP id vs6csp56800vcb; Wed, 4 Jun 2014 09:07:50 -0700 (PDT) X-Received: by 10.68.254.103 with SMTP id ah7mr65410143pbd.159.1401898069796; Wed, 04 Jun 2014 09:07:49 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id il2si6719731pbc.87.2014.06.04.09.07.49; Wed, 04 Jun 2014 09:07:49 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752208AbaFDQHp (ORCPT + 8 others); Wed, 4 Jun 2014 12:07:45 -0400 Received: from mail-wg0-f50.google.com ([74.125.82.50]:57622 "EHLO mail-wg0-f50.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752753AbaFDQHo (ORCPT ); Wed, 4 Jun 2014 12:07:44 -0400 Received: by mail-wg0-f50.google.com with SMTP id x12so8573730wgg.33 for ; Wed, 04 Jun 2014 09:07:43 -0700 (PDT) X-Received: by 10.180.212.5 with SMTP id ng5mr6570001wic.33.1401898063278; Wed, 04 Jun 2014 09:07:43 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id fq2sm10425695wib.2.2014.06.04.09.07.42 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 04 Jun 2014 09:07:42 -0700 (PDT) From: Peter Griffin To: peter.griffin@linaro.org, chris@printf.net, ulf.hansson@linaro.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com Cc: linux-mmc@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH v2 05/10] ARM: STi: DT: Add sdhci pin configuration for stih415 Date: Wed, 4 Jun 2014 17:07:29 +0100 Message-Id: <1401898054-686-6-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1401898054-686-1-git-send-email-peter.griffin@linaro.org> References: <1401898054-686-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.172 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds the required pin config for the sdhci controller present in the stih415 SoC. Signed-off-by: Giuseppe Cavallaro Signed-off-by: Peter Griffin Acked-by: Lee Jones Acked-by: Maxime Coquelin --- arch/arm/boot/dts/stih415-pinctrl.dtsi | 21 +++++++++++++++++++++ 1 file changed, 21 insertions(+) diff --git a/arch/arm/boot/dts/stih415-pinctrl.dtsi b/arch/arm/boot/dts/stih415-pinctrl.dtsi index caeac7e..eee2373 100644 --- a/arch/arm/boot/dts/stih415-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih415-pinctrl.dtsi @@ -429,6 +429,27 @@ }; }; }; + + mmc0 { + pinctrl_mmc0: mmc0 { + st,pins { + mmcclk = <&PIO13 4 ALT4 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO14 4 ALT4 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 5 ALT4 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 6 ALT4 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 7 ALT4 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 1 ALT4 BIDIR_PU BYPASS 0>; + wp = <&PIO15 3 ALT4 IN>; + data4 = <&PIO16 4 ALT4 BIDIR_PU BYPASS 0>; + data5 = <&PIO16 5 ALT4 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 6 ALT4 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 7 ALT4 BIDIR_PU BYPASS 0>; + pwr = <&PIO17 1 ALT4 OUT>; + cd = <&PIO17 2 ALT4 IN>; + led = <&PIO17 3 ALT4 OUT>; + }; + }; + }; }; pin-controller-left {