From patchwork Tue Jul 29 05:28:28 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Thomas Abraham X-Patchwork-Id: 34450 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pa0-f69.google.com (mail-pa0-f69.google.com [209.85.220.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1CB95202E4 for ; Tue, 29 Jul 2014 05:31:57 +0000 (UTC) Received: by mail-pa0-f69.google.com with SMTP id kx10sf59247743pab.0 for ; Mon, 28 Jul 2014 22:31:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:dlp-filter:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=yzC1h40uJ0rnmL+issr6D1lJ/TR1Dy+e9sV+8nFcfPM=; b=GmAYcK94xHdD8S8En2KdN6RJ6Af+qO2E2GDy9QT0iDZKguvs2GjKfLuszqBna4RRUX vmqsl9cHufdcCuhSInEn2ZuqCuvfnAgOQuNhSv6XFpxer16X0TvCDfOmBiyi4BX/UqEA +skIbMG6NV6LJA3B/2sHChdDsYh4HjkBz6czyvLFhc8VkMVrmgn3n0p0PHBQrB30BnTG pmKxLiituyBM9AOL7uIKg19GblKBwy588WNV0tkvsEiA9H8SO5+teuzTe7X8BBq66QB1 LlkdGHKzcd9FfqzolCqIpIi6oUC4oiMa8SlzBidHS5jHSJL68Ls+qMGlDLAz+n6YqBSP L9xA== X-Gm-Message-State: ALoCoQlQ9JmOCvedAIkPcYFc7AkYVG9PH/x/wcfs7omh0xeOtLhjpSPIOsU4iHod+obHyiEHsOVt X-Received: by 10.70.98.164 with SMTP id ej4mr15224788pdb.3.1406611916324; Mon, 28 Jul 2014 22:31:56 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.95.193 with SMTP id i59ls2302420qge.20.gmail; Mon, 28 Jul 2014 22:31:56 -0700 (PDT) X-Received: by 10.52.12.229 with SMTP id b5mr1545246vdc.52.1406611916172; Mon, 28 Jul 2014 22:31:56 -0700 (PDT) Received: from mail-vc0-f182.google.com (mail-vc0-f182.google.com [209.85.220.182]) by mx.google.com with ESMTPS id pw10si13989561vec.96.2014.07.28.22.31.56 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 28 Jul 2014 22:31:56 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.182 as permitted sender) client-ip=209.85.220.182; Received: by mail-vc0-f182.google.com with SMTP id hy4so12667080vcb.41 for ; Mon, 28 Jul 2014 22:31:56 -0700 (PDT) X-Received: by 10.53.10.36 with SMTP id dx4mr1604380vdd.0.1406611916057; Mon, 28 Jul 2014 22:31:56 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp218584vcb; Mon, 28 Jul 2014 22:31:55 -0700 (PDT) X-Received: by 10.66.254.198 with SMTP id ak6mr89709pad.156.1406611915475; Mon, 28 Jul 2014 22:31:55 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id q9si10018752pdj.136.2014.07.28.22.31.54 for ; Mon, 28 Jul 2014 22:31:55 -0700 (PDT) Received-SPF: none (google.com: linux-pm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751416AbaG2Fby (ORCPT + 14 others); Tue, 29 Jul 2014 01:31:54 -0400 Received: from mailout2.samsung.com ([203.254.224.25]:19501 "EHLO mailout2.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751114AbaG2Fbx (ORCPT ); Tue, 29 Jul 2014 01:31:53 -0400 Received: from epcpsbgr1.samsung.com (u141.gpu120.samsung.co.kr [203.254.230.141]) by mailout2.samsung.com (Oracle Communications Messaging Server 7u4-24.01 (7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTP id <0N9G0085EKP33450@mailout2.samsung.com>; Tue, 29 Jul 2014 14:31:51 +0900 (KST) Received: from epcpsbgm1.samsung.com ( [172.20.52.126]) by epcpsbgr1.samsung.com (EPCPMTA) with SMTP id 3F.13.25328.6C137D35; Tue, 29 Jul 2014 14:31:50 +0900 (KST) X-AuditID: cbfee68d-b7f2f6d0000062f0-01-53d731c623f9 Received: from epmmp2 ( [203.254.227.17]) by epcpsbgm1.samsung.com (EPCPMTA) with SMTP id 8F.51.04943.6C137D35; Tue, 29 Jul 2014 14:31:50 +0900 (KST) Received: from chromebld-server.sisodomain.com ([107.108.73.106]) by mmp2.samsung.com (Oracle Communications Messaging Server 7u4-24.01(7.0.4.24.0) 64bit (built Nov 17 2011)) with ESMTPA id <0N9G0060UKOOEC80@mmp2.samsung.com>; Tue, 29 Jul 2014 14:31:50 +0900 (KST) From: Thomas Abraham To: linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: linux-samsung-soc@vger.kernel.org, mturquette@linaro.org, kgene.kim@samsung.com, t.figa@samsung.com, l.majewski@samsung.com, viresh.kumar@linaro.org, thomas.ab@samsung.com, heiko@sntech.de, cw00.choi@samsung.com Subject: [PATCH v8 3/6] ARM: dts: Exynos: add CPU OPP and regulator supply property Date: Tue, 29 Jul 2014 10:58:28 +0530 Message-id: <1406611711-25112-4-git-send-email-thomas.ab@samsung.com> X-Mailer: git-send-email 1.7.9.5 In-reply-to: <1406611711-25112-1-git-send-email-thomas.ab@samsung.com> References: <1406611711-25112-1-git-send-email-thomas.ab@samsung.com> X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFmpnkeLIzCtJLcpLzFFi42JZI2JSp3vM8Hqwwcd9shbXvzxntfj/6DWr Re+Cq2wWbx5uZrTY9Pgaq8Xn3iOMFjPO72OyeDrhIpvF+hmvWSw6ljFabPzq4cDtcefaHjaP zUvqPfq2rGL02H5tHrPH501yAaxRXDYpqTmZZalF+nYJXBm79z5gK5hoX3GztZW9gbHdsIuR k0NCwERi7+cPTBC2mMSFe+vZuhi5OIQEljJKzFzewtjFyAFW9OBgGUR8OqPEl837mCCcCUwS d/Y+ButmE9CRuPHmNyOILSLgJPHtyDWwImaBu4wSxx5+A0sIC4RKtP+7xAJiswioSkw8fIgV xOYVcJW4MXEXE8Q2BYk5k2xAwpwCbhLNr2+wg9hCQCU/TlxhAZkpIbCLXWLZ7aWsEHMEJL5N PsQC0SsrsekAM8Q3khIHV9xgmcAovICRYRWjaGpBckFxUnqRoV5xYm5xaV66XnJ+7iZGYCSc /vesdwfj7QPWhxiTgcZNZJYSTc4HRlJeSbyhsZmRhamJqbGRuaUZacJK4rxJD5OChATSE0tS s1NTC1KL4otKc1KLDzEycXBKNTAu9dSeezmMN0mhz7y1Qkx8Q+IeV7v9GddUozjmSV3MZy/a v8zknWeg7JIiUc0/ycxXWkv/rpSed1WVVX8x3/rOWa2rdz6+x7KgdtfhHRtemGuG6dcvCv7g wcg1PVX3dbF65K0FbieyhJdzJ/3/73239Y98SWrGy5LjeU1JtanNreKiT0qz7yuxFGckGmox FxUnAgB34DDdmgIAAA== X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFtrGIsWRmVeSWpSXmKPExsVy+t9jQd1jhteDDV5OFLa4/uU5q8X/R69Z LXoXXGWzePNwM6PFpsfXWC0+9x5htJhxfh+TxdMJF9ks1s94zWLRsYzRYuNXDwdujzvX9rB5 bF5S79G3ZRWjx/Zr85g9Pm+SC2CNamC0yUhNTEktUkjNS85PycxLt1XyDo53jjc1MzDUNbS0 MFdSyEvMTbVVcvEJ0HXLzAE6TEmhLDGnFCgUkFhcrKRvh2lCaIibrgVMY4Sub0gQXI+RARpI WMOYsXvvA7aCifYVN1tb2RsY2w27GDk4JARMJB4cLOti5AQyxSQu3FvP1sXIxSEkMJ1R4svm fUwQzgQmiTt7HzOBVLEJ6EjcePObEcQWEXCS+HbkGlgRs8BdRoljD7+BJYQFQiXa/11iAbFZ BFQlJh4+xApi8wq4StyYuIsJYrOCxJxJNiBhTgE3iebXN9hBbCGgkh8nrrBMYORdwMiwilE0 tSC5oDgpPddQrzgxt7g0L10vOT93EyM4zp5J7WBc2WBxiFGAg1GJh3fD3GvBQqyJZcWVuYcY JTiYlUR416tdDxbiTUmsrEotyo8vKs1JLT7EaAp01ERmKdHkfGAKyCuJNzQ2MTc1NrU0sTAx s1QS5z3Qah0oJJCeWJKanZpakFoE08fEwSnVwLhdg01Mtc5ClyXEeeXW1bH9heXHTtzOWJu3 bG38l8+G6kdlORYn+4dvZ3BjfRG+51fxnoLIvE/2N/SbX77l2b399CSPTMN7nVd9PwrZzG7d d1chv/7X1F+9vu931rzyfCeyNiAzjPcUS07kjb0S908eLKrvzf/8R1zgb/T5Lx9unFY9EHft 524lluKMREMt5qLiRADHSrUqyQIAAA== DLP-Filter: Pass X-MTR: 20000000000000000@CPGS X-CFilter-Loop: Reflected Sender: linux-pm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: thomas.ab@samsung.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , For Exynos 4210/5250/5420 based platforms, add CPU operating points and CPU regulator supply properties for migrating from Exynos specific cpufreq driver to using generic cpufreq drivers. Cc: Kukjin Kim Signed-off-by: Thomas Abraham --- arch/arm/boot/dts/exynos4210-origen.dts | 6 ++++ arch/arm/boot/dts/exynos4210-trats.dts | 6 ++++ arch/arm/boot/dts/exynos4210-universal_c210.dts | 6 ++++ arch/arm/boot/dts/exynos4210.dtsi | 12 +++++++ arch/arm/boot/dts/exynos5250-arndale.dts | 6 ++++ arch/arm/boot/dts/exynos5250-cros-common.dtsi | 6 ++++ arch/arm/boot/dts/exynos5250-smdk5250.dts | 6 ++++ arch/arm/boot/dts/exynos5250.dtsi | 23 ++++++++++++++ arch/arm/boot/dts/exynos5420-smdk5420.dts | 6 ++++ arch/arm/boot/dts/exynos5420.dtsi | 38 +++++++++++++++++++++++ 10 files changed, 115 insertions(+) diff --git a/arch/arm/boot/dts/exynos4210-origen.dts b/arch/arm/boot/dts/exynos4210-origen.dts index f767c42..49a97fc 100644 --- a/arch/arm/boot/dts/exynos4210-origen.dts +++ b/arch/arm/boot/dts/exynos4210-origen.dts @@ -33,6 +33,12 @@ bootargs ="root=/dev/ram0 rw ramdisk=8192 initrd=0x41000000,8M console=ttySAC2,115200 init=/linuxrc"; }; + cpus { + cpu@0 { + cpu0-supply = <&buck1_reg>; + }; + }; + regulators { compatible = "simple-bus"; #address-cells = <1>; diff --git a/arch/arm/boot/dts/exynos4210-trats.dts b/arch/arm/boot/dts/exynos4210-trats.dts index f516da9..fe32b6a 100644 --- a/arch/arm/boot/dts/exynos4210-trats.dts +++ b/arch/arm/boot/dts/exynos4210-trats.dts @@ -30,6 +30,12 @@ bootargs = "console=ttySAC2,115200N8 root=/dev/mmcblk0p5 rootwait earlyprintk panic=5"; }; + cpus { + cpu: cpu@0 { + cpu0-supply = <&varm_breg>; + }; + }; + regulators { compatible = "simple-bus"; diff --git a/arch/arm/boot/dts/exynos4210-universal_c210.dts b/arch/arm/boot/dts/exynos4210-universal_c210.dts index d50eb3a..8ab12d6 100644 --- a/arch/arm/boot/dts/exynos4210-universal_c210.dts +++ b/arch/arm/boot/dts/exynos4210-universal_c210.dts @@ -28,6 +28,12 @@ bootargs = "console=ttySAC2,115200N8 root=/dev/mmcblk0p5 rw rootwait earlyprintk panic=5 maxcpus=1"; }; + cpus { + cpu: cpu@0 { + cpu0-supply = <&vdd_arm_reg>; + }; + }; + sysram@02020000 { smp-sysram@0 { status = "disabled"; diff --git a/arch/arm/boot/dts/exynos4210.dtsi b/arch/arm/boot/dts/exynos4210.dtsi index bcc9e63..cd68030 100644 --- a/arch/arm/boot/dts/exynos4210.dtsi +++ b/arch/arm/boot/dts/exynos4210.dtsi @@ -39,6 +39,18 @@ device_type = "cpu"; compatible = "arm,cortex-a9"; reg = <0x900>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; + clock-latency = <200000>; + + operating-points = < + 1200000 1250000 + 1000000 1150000 + 800000 1075000 + 500000 975000 + 400000 975000 + 200000 950000 + >; }; cpu@901 { diff --git a/arch/arm/boot/dts/exynos5250-arndale.dts b/arch/arm/boot/dts/exynos5250-arndale.dts index d0de1f5..d9b803b 100644 --- a/arch/arm/boot/dts/exynos5250-arndale.dts +++ b/arch/arm/boot/dts/exynos5250-arndale.dts @@ -26,6 +26,12 @@ bootargs = "console=ttySAC2,115200"; }; + cpus { + cpu@0 { + cpu0-supply = <&buck2_reg>; + }; + }; + rtc@101E0000 { status = "okay"; }; diff --git a/arch/arm/boot/dts/exynos5250-cros-common.dtsi b/arch/arm/boot/dts/exynos5250-cros-common.dtsi index 89ac90f..34bb31c 100644 --- a/arch/arm/boot/dts/exynos5250-cros-common.dtsi +++ b/arch/arm/boot/dts/exynos5250-cros-common.dtsi @@ -19,6 +19,12 @@ chosen { }; + cpus { + cpu@0 { + cpu0-supply = <&buck2_reg>; + }; + }; + pinctrl@11400000 { /* * Disabled pullups since external part has its own pullups and diff --git a/arch/arm/boot/dts/exynos5250-smdk5250.dts b/arch/arm/boot/dts/exynos5250-smdk5250.dts index b4b35ad..cf38808 100644 --- a/arch/arm/boot/dts/exynos5250-smdk5250.dts +++ b/arch/arm/boot/dts/exynos5250-smdk5250.dts @@ -27,6 +27,12 @@ bootargs = "root=/dev/ram0 rw ramdisk=8192 initrd=0x41000000,8M console=ttySAC2,115200 init=/linuxrc"; }; + cpus { + cpu@0 { + cpu0-supply = <&buck2_reg>; + }; + }; + rtc@101E0000 { status = "okay"; }; diff --git a/arch/arm/boot/dts/exynos5250.dtsi b/arch/arm/boot/dts/exynos5250.dtsi index 492e1ef..876247a 100644 --- a/arch/arm/boot/dts/exynos5250.dtsi +++ b/arch/arm/boot/dts/exynos5250.dtsi @@ -63,6 +63,29 @@ compatible = "arm,cortex-a15"; reg = <0>; clock-frequency = <1700000000>; + + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu"; + clock-latency = <200000>; + + operating-points = < + 1700000 1300000 + 1600000 1250000 + 1500000 1225000 + 1400000 1200000 + 1300000 1150000 + 1200000 1125000 + 1100000 1100000 + 1000000 1075000 + 900000 1050000 + 800000 1025000 + 700000 1012500 + 600000 1000000 + 500000 975000 + 400000 950000 + 300000 937500 + 200000 925000 + >; }; cpu@1 { device_type = "cpu"; diff --git a/arch/arm/boot/dts/exynos5420-smdk5420.dts b/arch/arm/boot/dts/exynos5420-smdk5420.dts index 6052aa9..084e587 100644 --- a/arch/arm/boot/dts/exynos5420-smdk5420.dts +++ b/arch/arm/boot/dts/exynos5420-smdk5420.dts @@ -24,6 +24,12 @@ bootargs = "console=ttySAC2,115200 init=/linuxrc"; }; + cpus { + cpu@4 { + cpu0-supply = <&buck6_reg>; + }; + }; + fixed-rate-clocks { oscclk { compatible = "samsung,exynos5420-oscclk"; diff --git a/arch/arm/boot/dts/exynos5420.dtsi b/arch/arm/boot/dts/exynos5420.dtsi index cb2b70e..1116d55 100644 --- a/arch/arm/boot/dts/exynos5420.dtsi +++ b/arch/arm/boot/dts/exynos5420.dtsi @@ -59,8 +59,26 @@ device_type = "cpu"; compatible = "arm,cortex-a15"; reg = <0x0>; + clocks = <&clock CLK_ARM_CLK>; + clock-names = "cpu-cluster.0"; clock-frequency = <1800000000>; cci-control-port = <&cci_control1>; + clock-latency = <200000>; + + operating-points = < + 1800000 1250000 + 1700000 1212500 + 1600000 1175000 + 1500000 1137500 + 1400000 1112500 + 1300000 1062500 + 1200000 1037500 + 1100000 1012500 + 1000000 987500 + 900000 962500 + 800000 937500 + 700000 912500 + >; }; cpu1: cpu@1 { @@ -69,6 +87,7 @@ reg = <0x1>; clock-frequency = <1800000000>; cci-control-port = <&cci_control1>; + clock-latency = <200000>; }; cpu2: cpu@2 { @@ -77,6 +96,7 @@ reg = <0x2>; clock-frequency = <1800000000>; cci-control-port = <&cci_control1>; + clock-latency = <200000>; }; cpu3: cpu@3 { @@ -85,14 +105,29 @@ reg = <0x3>; clock-frequency = <1800000000>; cci-control-port = <&cci_control1>; + clock-latency = <200000>; }; cpu4: cpu@100 { device_type = "cpu"; compatible = "arm,cortex-a7"; reg = <0x100>; + clocks = <&clock CLK_KFC_CLK>; + clock-names = "cpu-cluster.1"; clock-frequency = <1000000000>; cci-control-port = <&cci_control0>; + clock-latency = <200000>; + + operating-points = < + 1300000 1275000 + 1200000 1212500 + 1100000 1162500 + 1000000 1112500 + 900000 1062500 + 800000 1025000 + 700000 975000 + 600000 937500 + >; }; cpu5: cpu@101 { @@ -101,6 +136,7 @@ reg = <0x101>; clock-frequency = <1000000000>; cci-control-port = <&cci_control0>; + clock-latency = <200000>; }; cpu6: cpu@102 { @@ -109,6 +145,7 @@ reg = <0x102>; clock-frequency = <1000000000>; cci-control-port = <&cci_control0>; + clock-latency = <200000>; }; cpu7: cpu@103 { @@ -117,6 +154,7 @@ reg = <0x103>; clock-frequency = <1000000000>; cci-control-port = <&cci_control0>; + clock-latency = <200000>; }; };