From patchwork Mon Mar 8 23:38:55 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 8bit X-Patchwork-Submitter: Daniel Lezcano X-Patchwork-Id: 395514 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp2130523jai; Mon, 8 Mar 2021 15:40:38 -0800 (PST) X-Google-Smtp-Source: ABdhPJzH7wYhR7DcICLoOMIEOP87QaWZZtXY4rENuPvXkmpTZwZ7eR+LLUvE0bIQMBUXAyAWd5C6 X-Received: by 2002:a17:906:acb:: with SMTP id z11mr17500601ejf.193.1615246837948; Mon, 08 Mar 2021 15:40:37 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1615246837; cv=none; d=google.com; s=arc-20160816; b=z0ab6ZrGcXGwsPqtovm27AdHMULqpLC3PK5qYy48YKKsnj4+r8Kh5Df3+mnMzysiqp y9Atm/duDSHOnpCJgpOh51HYAeL1fF7Pwb7/nFHIsPFcat8iwz1DJW+L/2sS+nWj5qvs wKiTZWgMIrdHjEhtfwQiiQYq9jZK7o6P5+/U5olAbsnPzRf8t+7SCXGw3WU5dSP8qgim UTDlgmKfX58Jq2FfrhUkvEaccw79sqFOjUNsbwDP+YIONqlhLcGjnV+yD8vMp5nmybl9 IRlitbJNVxRhfmie/9S3Mv+TLQXktr4iRvY7T28WRby8bGFcLe+ityQjjlHaafHeaEhj ujoA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=eqyLkN28+VbZJ1BodN0k6GRf4WGaBBOV7lcLbkfiJBQ=; b=K4RSzKlvmdckWFijiAI+zvXKqP9YGl0cQknEVvmybOJHF72Uj0fFhlUEto+vCEobBm MwHLAZQPxbtJF4TLz9mRHc76llltUyiBNRJ+peOBq2ztFQ1mqPinu2h1l6lVe/rBGitP oB8mh5kknixGL3sKB5ManCpWyb9YZ0xvPensHwgMAI8bkkboeKKvCPc2uiWWRSY99+iT ttfbO5dI6LEMhXyqgB40pidJVxf6Dc7NlDxqbLKstOTWGzgvPewvzFePb5ncS1PrgpP5 1RfJecEkt69LoF7zgV8xczZDGZqLBqh/Iu0pmaA2Cy2mzFkElpPkwZAdmSk2AZNwlrvE 1ZHA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Xh+k5bGS; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a20si3424749ejf.345.2021.03.08.15.40.37; Mon, 08 Mar 2021 15:40:37 -0800 (PST) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Xh+k5bGS; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229775AbhCHXja (ORCPT + 6 others); Mon, 8 Mar 2021 18:39:30 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35364 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229797AbhCHXjX (ORCPT ); Mon, 8 Mar 2021 18:39:23 -0500 Received: from mail-wm1-x332.google.com (mail-wm1-x332.google.com [IPv6:2a00:1450:4864:20::332]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id C413BC06174A for ; Mon, 8 Mar 2021 15:39:22 -0800 (PST) Received: by mail-wm1-x332.google.com with SMTP id u187so493054wmg.4 for ; Mon, 08 Mar 2021 15:39:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=eqyLkN28+VbZJ1BodN0k6GRf4WGaBBOV7lcLbkfiJBQ=; b=Xh+k5bGSptAyjUDGZQnXgFqbHzAG1QPvOAA81X4+86hLvLLPcBkxJp7PAp0mXyk8gI yAvz8MiX/7rbhLuhxHMMxcYXxEfCti/hBoXil6MGBKkmQ7gkro9wSdEKf2JNbhliCu0i VbGbqiqJfX8rUQjvkdQPoX6VJcl7sHNQuPGt309aH7ih1/9xWv+z297uaGFlfS+3Rijh del9/iXKRiBxWOGvTcprNCOUtJ6jMglS3lo8yhrgrim/WBjV+AUkG5L2AEQx8hro87Wr NRIbt0HqoqkQMZi1jxQpNbkKrBHGUatDDf4hPFqyXQIcIxSQ12Z2yRweL5U8hyLgpJ3+ +Eug== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=eqyLkN28+VbZJ1BodN0k6GRf4WGaBBOV7lcLbkfiJBQ=; b=n+QXV+QJ8qqJSE+ZmgXW0nc08/oXAUdsMDMLDAcsOc79kT/74j1uOgMDQdqeiI1uRM +bHV8EesyCGAvOzDGYT6xB/27wIvGanaZtiqeAyZHK3lpFqc3ePUqC/Onl4TTffWRQqt hzRoXaLAEei5k5/UCBeGMVPQ1bjZRZnwqbjXPqqwG0HjFrDkMHQMvOnyGFA6G+ppSU0U Ls1fDLDqG836aZTQJ8O5kfno2dBB87fc1LdwINFloA2JTeGjYmIMZhRCKh6E9KWIjvF+ fIYGRi0zE4KQYauPWVTAcekHnBcgQGNvIHsu2CWvRGWM66N6yoZg7UfE7nzvF6N1hFRG VPpw== X-Gm-Message-State: AOAM530UmizRzb1y98o3cSwWc+J+yBwxXkKd18hPBBJxweKjYGKTmKIm bO8x4Ou0wpTbVhP8ljyZnqzauQ== X-Received: by 2002:a1c:9849:: with SMTP id a70mr1108634wme.48.1615246761430; Mon, 08 Mar 2021 15:39:21 -0800 (PST) Received: from localhost.localdomain (lns-bzn-59-82-252-141-80.adsl.proxad.net. [82.252.141.80]) by smtp.gmail.com with ESMTPSA id b186sm1145408wmc.44.2021.03.08.15.39.20 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 08 Mar 2021 15:39:21 -0800 (PST) From: Daniel Lezcano To: heiko@sntech.de Cc: linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, Enric Balletbo i Serra , =?utf-8?q?Ga=C3=ABl_PORTAY?= , Rob Herring , MyungJoo Ham , Kyungmin Park , Chanwoo Choi , Rob Herring , linux-pm@vger.kernel.org (open list:DEVICE FREQUENCY (DEVFREQ)), devicetree@vger.kernel.org (open list:OPEN FIRMWARE AND FLATTENED DEVICE TREE BINDINGS), linux-kernel@vger.kernel.org (open list) Subject: [RESEND PATCH v5 1/4] dt-bindings: devfreq: rk3399_dmc: Add rockchip, pmu phandle. Date: Tue, 9 Mar 2021 00:38:55 +0100 Message-Id: <20210308233858.24741-1-daniel.lezcano@linaro.org> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org From: Enric Balletbo i Serra The Rockchip DMC (Dynamic Memory Interface) needs to access to the PMU general register files to know the DRAM type, so add a phandle to the syscon that manages these registers. Signed-off-by: Enric Balletbo i Serra Reviewed-by: Chanwoo Choi Acked-by: Rob Herring Signed-off-by: Gaƫl PORTAY Acked-by: MyungJoo Ham Signed-off-by: Daniel Lezcano --- Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt | 2 ++ 1 file changed, 2 insertions(+) -- 2.17.1 diff --git a/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt index a10d1f6d85c6..a41bcfef95c8 100644 --- a/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt +++ b/Documentation/devicetree/bindings/devfreq/rk3399_dmc.txt @@ -12,6 +12,8 @@ Required properties: for details. - center-supply: DMC supply node. - status: Marks the node enabled/disabled. +- rockchip,pmu: Phandle to the syscon managing the "PMU general register + files". Optional properties: - interrupts: The CPU interrupt number. The interrupt specifier