From patchwork Mon May 3 21:16:48 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 430631 Delivered-To: patch@linaro.org Received: by 2002:a02:c901:0:0:0:0:0 with SMTP id t1csp3206000jao; Mon, 3 May 2021 14:17:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyKjI05qls10Beco//27pV1Z9hf52ARWbnlez43s+MajWJHv4QMMyP5GfhR53qejZivqrmo X-Received: by 2002:a17:906:82c9:: with SMTP id a9mr19550937ejy.58.1620076624182; Mon, 03 May 2021 14:17:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1620076624; cv=none; d=google.com; s=arc-20160816; b=rUjepAAo1J1vrm9Ol9mcsSRttromIW/qrwaso2HKrcbuI2tstgSx9ndwlzweyCLwVq ruVInTZHqgRhQtJay8BWv7Lo20s3sK/aYlSGijcz7LpVAbhUFUTrtGBHoudRBbIXRtjx a9u4znHs7jSlcTU5HyW6aWEp+vqvPAEEFQCCi8t7fc4NdjQ8sIOM23LfD2Inyz5NlmdP aRFGfJjOk+8mKlABsD0CeuUhWf0eG+s6lZhUcq8G58fsl3LBxlgYa2Mu3rWw5WIgh0O7 YtpGTSoLxa5VlzdQ2bRwV/tAX91yxH9NCIhcN2CUaJuMlpt0g2gAfx+Wad94Oizv7Z+o /JUA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=Wxi/xMMGJqV7UoX2rYd8j1MY3pfk8Gq2PEylFD9T6K8=; b=V7Egz0S08FSUjQJBsmjgIfLfvRdtEneQ/Uu7KakK+AVrUlGwlUlOapUuOXFwwloITX tc5/dnJRLIYC+QLa72Kh1BEoxeJB1km8eE5ieTapTd2l6TxzS4h8GN9SOO3IcBk0ODGr +a/j2HmxwwfOcAymeFtU5RaqhFkMqijUEFB7jciJcAstZSdqxlBCHafdkNqVe6XZfrGD uhrE7QZcAoZd6sHCKhlNitd4d4dblHu9THKZrLm6zS1vESBOgygpTLxz0pVoSSwLwYRm TxHIUsCobCrndjpsKmRewGJ914Wu2Kv7ySjwL+UiWjpmxxb7X/NOCDEN3XAZoi4+2Yth al4w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=y7OupY+e; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ji21si801197ejc.740.2021.05.03.14.17.03; Mon, 03 May 2021 14:17:04 -0700 (PDT) Received-SPF: pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=y7OupY+e; spf=pass (google.com: domain of devicetree-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229499AbhECVRw (ORCPT + 6 others); Mon, 3 May 2021 17:17:52 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56844 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S229628AbhECVRw (ORCPT ); Mon, 3 May 2021 17:17:52 -0400 Received: from mail-lj1-x234.google.com (mail-lj1-x234.google.com [IPv6:2a00:1450:4864:20::234]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 65679C061573 for ; Mon, 3 May 2021 14:16:58 -0700 (PDT) Received: by mail-lj1-x234.google.com with SMTP id d15so8561676ljo.12 for ; Mon, 03 May 2021 14:16:58 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=Wxi/xMMGJqV7UoX2rYd8j1MY3pfk8Gq2PEylFD9T6K8=; b=y7OupY+e/6RARMk8sDxPGtRVk6ynzzdFqYm2m1/mY4BxU3ro2OoGuUSR5v/w/OVBn+ Mf2gvXkPu73yfswkN88T/C/BgM2exaZZdCnSNQGkYQwfW0GccjkA8reli01dhVYaF69Q DZWWAhOupzAxw3Qe6vCHZ4MWvCtvWkduTB+R764WB7mwnQLzkzk0axwaoPQK6WQZwrKo /l1tBbz1Rpm9Gu3WVJBFEkJluT5rG++JypiqwEfJqx+cRUqQt/kE2JPEGxnag9vHNge+ cVZvHUw75XOm3mc+lACHPldlH5lIyak0wd+t2uoebVRacFr62ZNfQFLYUyPI7WraDMLt W+bA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=Wxi/xMMGJqV7UoX2rYd8j1MY3pfk8Gq2PEylFD9T6K8=; b=L0IKd6B594yfL4wp1izHmkLTxDtORgBcVwPqxjMax8+MIGmP8f3yXMsGQ44GPqExmL wzskyz/LCcXhu4UN7mamOisASMQBZZbHnm1Ht6jDcndA/UB9ybBppN9QAkfqvi1u0TOl ZMTTkKYqcRo+mjeWZaVOd229NQpRltFScalkDi2wiRL6NaMkf7tNXoWr0UtnbW/VIBc5 y/iGQ6+UGxPM5jTWc23Kw7DwemwpU1ahWLPIGoLBcGDb0n6KVsU2PzX4XRbn/KABFdq8 iid/MpPmDXuFT62rBYsTXLYvZNbCmkJyqDiwsCEQkRLQGCBdna2TK6q9tnxtLiN8FmGi WETQ== X-Gm-Message-State: AOAM531L6FyXAhfeAytHHuFnuw/CBCEB0wz+qzuknTr7i6SIBndHP5+l yTZLlQvi7emTTuovb2XFEQ/1bw== X-Received: by 2002:a2e:bc22:: with SMTP id b34mr14776708ljf.392.1620076616829; Mon, 03 May 2021 14:16:56 -0700 (PDT) Received: from localhost.localdomain (c-fdcc225c.014-348-6c756e10.bbcust.telenor.se. [92.34.204.253]) by smtp.gmail.com with ESMTPSA id m12sm67676lfb.72.2021.05.03.14.16.56 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 03 May 2021 14:16:56 -0700 (PDT) From: Linus Walleij To: Bjorn Helgaas Cc: linux-pci@vger.kernel.org, Arnd Bergmann , Imre Kaloz , Krzysztof Halasa , Zoltan HERPAI , Raylynn Knight , Linus Walleij , devicetree@vger.kernel.org Subject: [PATCH 3/4] PCI: ixp4xx: Add device tree bindings for IXP4xx Date: Mon, 3 May 2021 23:16:48 +0200 Message-Id: <20210503211649.4109334-4-linus.walleij@linaro.org> X-Mailer: git-send-email 2.29.2 In-Reply-To: <20210503211649.4109334-1-linus.walleij@linaro.org> References: <20210503211649.4109334-1-linus.walleij@linaro.org> MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org This adds device tree bindings for the Intel IXP4xx PCI controller which can be used as both host and option. Cc: devicetree@vger.kernel.org Cc: Arnd Bergmann Cc: Imre Kaloz Cc: Krzysztof Halasa Cc: Zoltan HERPAI Cc: Raylynn Knight Signed-off-by: Linus Walleij --- PCI maintainers: mainly looking for a review and ACK (if you care about DT bindings) the patch will be merged through ARM SoC. --- .../bindings/pci/intel,ixp4xx-pci.yaml | 96 +++++++++++++++++++ 1 file changed, 96 insertions(+) create mode 100644 Documentation/devicetree/bindings/pci/intel,ixp4xx-pci.yaml -- 2.29.2 diff --git a/Documentation/devicetree/bindings/pci/intel,ixp4xx-pci.yaml b/Documentation/devicetree/bindings/pci/intel,ixp4xx-pci.yaml new file mode 100644 index 000000000000..5b6af2f5c2a5 --- /dev/null +++ b/Documentation/devicetree/bindings/pci/intel,ixp4xx-pci.yaml @@ -0,0 +1,96 @@ +# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/pci/intel,ixp4xx-pci.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel IXP4xx PCI controller + +maintainers: + - Linus Walleij + +description: PCI host controller found in the Intel IXP4xx SoC series. + +allOf: + - $ref: /schemas/pci/pci-bus.yaml# + +properties: + compatible: + items: + - enum: + - intel,ixp42x-pci + - intel,ixp43x-pci + description: The two supported variants are ixp42x and ixp43x, + though more variants may exist. + + reg: + items: + - description: IXP4xx-specific registers + + ranges: + maxItems: 2 + description: Typically one memory range of 64MB and one IO + space range of 64KB. + + dma-ranges: + maxItems: 1 + description: The DMA range tells the PCI host which addresses + the RAM is at. It can map only 64MB so if the RAM is bigger + than 64MB the DMA access has to be restricted to these + addresses. + + "#interrupt-cells": true + + interrupt-map: true + + interrupt-map-mask: + items: + - const: 0xf800 + - const: 0 + - const: 0 + - const: 7 + +required: + - compatible + - reg + - ranges + - dma-ranges + - "#interrupt-cells" + - interrupt-map + - interrupt-map-mask + +unevaluatedProperties: false + +examples: + - | + pci@c0000000 { + compatible = "intel,ixp43x-pci"; + reg = <0xc0000000 0x1000>; + #address-cells = <3>; + #size-cells = <2>; + device_type = "pci"; + bus-range = <0x00 0xff>; + status = "disabled"; + + ranges = + <0x02000000 0 0x48000000 0x48000000 0 0x04000000>, + <0x01000000 0 0x00000000 0x4c000000 0 0x00010000>; + dma-ranges = + <0x02000000 0 0x00000000 0x00000000 0 0x04000000>; + + #interrupt-cells = <1>; + interrupt-map-mask = <0xf800 0 0 7>; + interrupt-map = + <0x0800 0 0 1 &gpio0 11 3>, /* INT A on slot 1 is irq 11 */ + <0x0800 0 0 2 &gpio0 10 3>, /* INT B on slot 1 is irq 10 */ + <0x0800 0 0 3 &gpio0 9 3>, /* INT C on slot 1 is irq 9 */ + <0x0800 0 0 4 &gpio0 8 3>, /* INT D on slot 1 is irq 8 */ + <0x1000 0 0 1 &gpio0 10 3>, /* INT A on slot 2 is irq 10 */ + <0x1000 0 0 2 &gpio0 9 3>, /* INT B on slot 2 is irq 9 */ + <0x1000 0 0 3 &gpio0 8 3>, /* INT C on slot 2 is irq 8 */ + <0x1000 0 0 4 &gpio0 11 3>, /* INT D on slot 2 is irq 11 */ + <0x1800 0 0 1 &gpio0 9 3>, /* INT A on slot 3 is irq 9 */ + <0x1800 0 0 2 &gpio0 8 3>, /* INT B on slot 3 is irq 8 */ + <0x1800 0 0 3 &gpio0 11 3>, /* INT C on slot 3 is irq 11 */ + <0x1800 0 0 4 &gpio0 10 3>; /* INT D on slot 3 is irq 10 */ + };