| Message ID | 20210530171802.23649-6-paul@crapouillou.net |
|---|---|
| State | Accepted |
| Commit | eb3849370ae32b571e1f9a63ba52c61adeaf88f7 |
| Headers | show |
| Series | Misc Ingenic patches | expand |
diff --git a/arch/mips/Kconfig b/arch/mips/Kconfig index 310ce50ad285..80d7c3fde056 100644 --- a/arch/mips/Kconfig +++ b/arch/mips/Kconfig @@ -429,6 +429,8 @@ config MACH_INGENIC_SOC select MIPS_GENERIC select MACH_INGENIC select SYS_SUPPORTS_ZBOOT_UART16550 + select CPU_SUPPORTS_CPUFREQ + select MIPS_EXTERNAL_TIMER config LANTIQ bool "Lantiq based platforms"
The clock driving the XBurst CPUs in Ingenic SoCs is integer divided from the main PLL. As such, it is possible to control the frequency of the CPU, either by changing the divider, or by changing the rate of the main PLL. The XBurst CPUs also lack the CP0 timer; the TCU, a separate piece of hardware in the SoC, provides this functionality. Signed-off-by: Paul Cercueil <paul@crapouillou.net> --- arch/mips/Kconfig | 2 ++ 1 file changed, 2 insertions(+)