From patchwork Mon Mar 2 12:48:38 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 45281 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-we0-f199.google.com (mail-we0-f199.google.com [74.125.82.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id AB26B2149C for ; Mon, 2 Mar 2015 12:49:25 +0000 (UTC) Received: by wesq59 with SMTP id q59sf23534536wes.2 for ; Mon, 02 Mar 2015 04:49:25 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=ngWXQ/4FWrYSZ4pCDhLNOEnUZgAP4Xeg2PO1v46TCPE=; b=mMeVGv4Dak+z4nsyh99mhjeYx7cNiVzAWXi6JEYWVYeFXd3Zlh8OR0KaiBgGQmaBhR HXc/OfaLcJ33svBdL+opVuG3iDH7HJCcmAlNaifYhH/At2S6zNV8Gc8Dut3eVdkGoBQk ybf4m56c3qKHwSttubgW28iqsH+tQyJ9TSqDdzESwIkxxYbX3owYozI7C061EHKd7wfp aCI6vIoE/pRL1aEwydN949Sybk/Yt55y7dJMtWiYMvQMyc5TOE2VIhPA7HvW3LeK05aK 17zQoPJJSSDbxXZyxeuzNIFPzQRyu4VPvu1PQUJwa/R1YjBroDd6icaZwNWdo59B+ZY0 SdnQ== X-Gm-Message-State: ALoCoQkuYYVbi22gxdvkRquyQ44OvTiDRpHZEP0FqbyNIdErvfwE1UGX0QRisENYBVsjCR2Iv24Y X-Received: by 10.152.6.232 with SMTP id e8mr3761590laa.2.1425300564913; Mon, 02 Mar 2015 04:49:24 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.166 with SMTP id t6ls441185lat.83.gmail; Mon, 02 Mar 2015 04:49:24 -0800 (PST) X-Received: by 10.112.183.130 with SMTP id em2mr22791764lbc.53.1425300564738; Mon, 02 Mar 2015 04:49:24 -0800 (PST) Received: from mail-la0-f43.google.com (mail-la0-f43.google.com. [209.85.215.43]) by mx.google.com with ESMTPS id ej8si8710222lad.141.2015.03.02.04.49.24 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 02 Mar 2015 04:49:24 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) client-ip=209.85.215.43; Received: by labgd6 with SMTP id gd6so30023529lab.7 for ; Mon, 02 Mar 2015 04:49:24 -0800 (PST) X-Received: by 10.112.211.200 with SMTP id ne8mr23721586lbc.73.1425300564612; Mon, 02 Mar 2015 04:49:24 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp5503264lbj; Mon, 2 Mar 2015 04:49:23 -0800 (PST) X-Received: by 10.70.103.8 with SMTP id fs8mr16535558pdb.154.1425300562893; Mon, 02 Mar 2015 04:49:22 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id da10si8933819pdb.126.2015.03.02.04.49.21; Mon, 02 Mar 2015 04:49:22 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754636AbbCBMtR (ORCPT + 28 others); Mon, 2 Mar 2015 07:49:17 -0500 Received: from mail-we0-f171.google.com ([74.125.82.171]:46896 "EHLO mail-we0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754584AbbCBMst (ORCPT ); Mon, 2 Mar 2015 07:48:49 -0500 Received: by wevm14 with SMTP id m14so33022771wev.13 for ; Mon, 02 Mar 2015 04:48:47 -0800 (PST) X-Received: by 10.180.82.129 with SMTP id i1mr34787703wiy.1.1425300527769; Mon, 02 Mar 2015 04:48:47 -0800 (PST) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id t9sm15910109wia.15.2015.03.02.04.48.45 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 02 Mar 2015 04:48:46 -0800 (PST) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com, tj@kernel.org Cc: peter.griffin@linaro.org, lee.jones@linaro.org, linux-ide@vger.kernel.org, devicetree@vger.kernel.org Subject: [PATCH 2/3] ARM: DT: STi: STiH407: Add sata DT nodes. Date: Mon, 2 Mar 2015 12:48:38 +0000 Message-Id: <1425300519-13747-3-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1425300519-13747-1-git-send-email-peter.griffin@linaro.org> References: <1425300519-13747-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Now that the miphy28lp is upstream, we can add the sata dt nodes for stih407 family silicon. This has been tested on b2120 board J4 (sata0 channel). These nodes are disabled by default as a special mini pci-e to sata daughter board is required which isn't shipped with the board. Signed-off-by: Peter Griffin Acked-by: Lee Jones --- arch/arm/boot/dts/stih407-family.dtsi | 44 +++++++++++++++++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm/boot/dts/stih407-family.dtsi b/arch/arm/boot/dts/stih407-family.dtsi index a57c06e..d526921 100644 --- a/arch/arm/boot/dts/stih407-family.dtsi +++ b/arch/arm/boot/dts/stih407-family.dtsi @@ -338,6 +338,50 @@ }; }; + sata0: sata@9b20000 { + compatible = "st,ahci"; + reg = <0x9b20000 0x1000>; + + interrupts = ; + interrupt-names = "hostc"; + + phys = <&phy_port0 PHY_TYPE_SATA>; + phy-names = "ahci_phy"; + + resets = <&powerdown STIH407_SATA0_POWERDOWN>, + <&softreset STIH407_SATA0_SOFTRESET>, + <&softreset STIH407_SATA0_PWR_SOFTRESET>; + reset-names = "pwr-dwn", "sw-rst", "pwr-rst"; + + clock-names = "ahci_clk"; + clocks = <&clk_s_c0_flexgen CLK_ICN_REG>; + + status = "disabled"; + }; + + sata1: sata@9b28000 { + compatible = "st,ahci"; + reg = <0x9b28000 0x1000>; + + interrupts = ; + interrupt-names = "hostc"; + + phys = <&phy_port1 PHY_TYPE_SATA>; + phy-names = "ahci_phy"; + + resets = <&powerdown STIH407_SATA1_POWERDOWN>, + <&softreset STIH407_SATA1_SOFTRESET>, + <&softreset STIH407_SATA1_PWR_SOFTRESET>; + reset-names = "pwr-dwn", + "sw-rst", + "pwr-rst"; + + clock-names = "ahci_clk"; + clocks = <&clk_s_c0_flexgen CLK_ICN_REG>; + + status = "disabled"; + }; + st_dwc3: dwc3@8f94000 { compatible = "st,stih407-dwc3"; reg = <0x08f94000 0x1000>, <0x110 0x4>;