From patchwork Mon Jun 21 16:28:12 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Maydell X-Patchwork-Id: 464571 Delivered-To: patch@linaro.org Received: by 2002:a17:906:71d0:0:0:0:0 with SMTP id i16csp4382498ejk; Mon, 21 Jun 2021 09:53:39 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwKX8X9SeoDDNeYCm5Cq2NsBnyd+rRetSo4IaGquk/wZIKg2m+CoJvndE4qgOVdgHaaBd3j X-Received: by 2002:a02:6382:: with SMTP id j124mr18842478jac.72.1624294419066; Mon, 21 Jun 2021 09:53:39 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1624294419; cv=none; d=google.com; s=arc-20160816; b=hbkBaEE6sKqTlHSs4iaItecRY86PGuMiXUjRjvK97kmBrkPvCnx7T8byQBhKApleit zfOMl/vMpuzkp2JZV5Vdbstww/4IqqcPrgFAfW+N/C6yQxccBvlLFfDHTTbG5Xfj6adF 3B6i8XFd/1Wc7pelJYiuSPKBb0RudR9XFhsuFwiXGHMeWsaRY2pJXTsW5TAigmp6Lmr9 o4NwZ8cEb6UDm2KD4ZuSEcT1fTy8yKJJtFQ5henkINbcjIwy+GPSqIy5YzH9ZHgbOtxs GVGh0SEGUKaSI2e54JJgNazuFAWhFKusIce8+yIm6er6hK+OfZrlHoXExGcWqwgtG9Gd 2Zhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=cWk3VqX05M0c8BcaRr16KKSG6LU8hBlcOqOvyPTuaWQ=; b=JsJ6718Uegptg19tAo5eCnWVXAQaepkmRCfumr69CKeG+X1CnEXs4qzRiI7O3fh21U dOsTq23xOnzDq3iDKuKoYrh+4lOC47Hj/72HZnZX2boCs/5vukuaSDUZrtPPNDc87SXL LcilWqAI7XM731+j470s0phwxYdAGme1qAsNdwI/a7YNnsPhzJkzGzUIqXiq2bw7mKXy 8gqAyjSRY5IdiZdypKsqVRU59RyEoOGTRUkzQyGSeLkz+DBr9nXHbawN12L977XsjbjE nb6O7O1toM5xUfjPQ6ueeomL+CF5MrQRG4Qqi0tMijKoN66MIw3umYeB9qnz7INRIxcc Lylg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pVbHfiba; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id b19si21927507iow.46.2021.06.21.09.53.38 for (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 21 Jun 2021 09:53:39 -0700 (PDT) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=pVbHfiba; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1]:50590 helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from ) id 1lvNB4-0005AW-EH for patch@linaro.org; Mon, 21 Jun 2021 12:53:38 -0400 Received: from eggs.gnu.org ([2001:470:142:3::10]:33588) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from ) id 1lvMnV-0007ed-AH for qemu-devel@nongnu.org; Mon, 21 Jun 2021 12:29:17 -0400 Received: from mail-wm1-x32c.google.com ([2a00:1450:4864:20::32c]:54880) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from ) id 1lvMnO-0007gP-8V for qemu-devel@nongnu.org; Mon, 21 Jun 2021 12:29:16 -0400 Received: by mail-wm1-x32c.google.com with SMTP id m3so10938871wms.4 for ; Mon, 21 Jun 2021 09:29:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:subject:date:message-id:in-reply-to:references:mime-version :content-transfer-encoding; bh=cWk3VqX05M0c8BcaRr16KKSG6LU8hBlcOqOvyPTuaWQ=; b=pVbHfibaUWCkSIX2BT6pKd5h72q5ydSyfcEc4bI98OBjprK7gjcNxOoM88Vh9TLjzW LIV6liVcKLCwZ+K00qAkU+3cXYP6D75r9nRQ27m/D0YPssmUvkCKbxxCIy6l11cwO/6Q /g8ruscDBQ0iNk0pddYJsVa1kUuup97GHi2YLoCui4DNUJDzt9RxooJMug/zMWXuQyb2 4atnz8VqhdVMl2V2yhaB9hpavDSbRGCIbgSXnQ3TZ+aBfyGfYyOhP3oz6Q8CraY1cvxe kEoczXcPMPYgmxDUU1YcgrB+IYZ+SBQpzjstLqvo7GQm6BFUjHwfaHJ9DsMW1dl7Ha/8 /GMg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=cWk3VqX05M0c8BcaRr16KKSG6LU8hBlcOqOvyPTuaWQ=; b=bQ8BolwMY1qH106wONpvlhByVsnMsE5iA7/V8dKStN/Wm2aesIErBFVPzfbsvZtnpA Pecp1hLmJ9fE4HJBI3+Zp3qNfGIvHONEMyRS7P5nrkMSH5MCzywPyNy0KrXxc4GGkcEZ ew5CFv463ySuV/uYjYYRZfImIIIzq8SfnUz4hwpw4CtzSx2k8ztCtWdq5iJS5NH5TCVS 1zvDRXrFchUnNl7ih9AyHgcEc+lBIVCcUwLwG5nD5TKDB7dpviA3/74QVgNVITtZGaQN F1xOue4aDNsr6D6k6sl0WHhIlCAa9mc143nKO8BSebmERaBU2ZW8cazXKu9d2acwXAd6 rdGA== X-Gm-Message-State: AOAM531w7C/3Eeu/7p8TsFCQJkqbkp/GCd83GjxL6IBehsPALeH/qrqx aZ3m5NL/+nFsZJFhDg+OYc/UzK/r2vzMLyPo X-Received: by 2002:a7b:c099:: with SMTP id r25mr28444085wmh.144.1624292949073; Mon, 21 Jun 2021 09:29:09 -0700 (PDT) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [81.2.115.148]) by smtp.gmail.com with ESMTPSA id n65sm11615496wme.21.2021.06.21.09.29.08 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 21 Jun 2021 09:29:08 -0700 (PDT) From: Peter Maydell To: qemu-devel@nongnu.org Subject: [PULL 36/57] target/arm: Implement MVE VBRSR Date: Mon, 21 Jun 2021 17:28:12 +0100 Message-Id: <20210621162833.32535-37-peter.maydell@linaro.org> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20210621162833.32535-1-peter.maydell@linaro.org> References: <20210621162833.32535-1-peter.maydell@linaro.org> MIME-Version: 1.0 Received-SPF: pass client-ip=2a00:1450:4864:20::32c; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32c.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.23 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: "Qemu-devel" Implement the MVE VBRSR insn, which reverses a specified number of bits in each element, setting the rest to zero. Signed-off-by: Peter Maydell Reviewed-by: Richard Henderson Message-id: 20210617121628.20116-26-peter.maydell@linaro.org --- target/arm/helper-mve.h | 4 ++++ target/arm/mve.decode | 1 + target/arm/mve_helper.c | 43 ++++++++++++++++++++++++++++++++++++++ target/arm/translate-mve.c | 1 + 4 files changed, 49 insertions(+) -- 2.20.1 diff --git a/target/arm/helper-mve.h b/target/arm/helper-mve.h index 52086d769f4..1b807e1cf5f 100644 --- a/target/arm/helper-mve.h +++ b/target/arm/helper-mve.h @@ -173,6 +173,10 @@ DEF_HELPER_FLAGS_4(mve_vhsubu_scalarb, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) DEF_HELPER_FLAGS_4(mve_vhsubu_scalarh, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) DEF_HELPER_FLAGS_4(mve_vhsubu_scalarw, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(mve_vbrsrb, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(mve_vbrsrh, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) +DEF_HELPER_FLAGS_4(mve_vbrsrw, TCG_CALL_NO_WG, void, env, ptr, ptr, i32) + DEF_HELPER_FLAGS_4(mve_vmlaldavsh, TCG_CALL_NO_WG, i64, env, ptr, ptr, i64) DEF_HELPER_FLAGS_4(mve_vmlaldavsw, TCG_CALL_NO_WG, i64, env, ptr, ptr, i64) DEF_HELPER_FLAGS_4(mve_vmlaldavxsh, TCG_CALL_NO_WG, i64, env, ptr, ptr, i64) diff --git a/target/arm/mve.decode b/target/arm/mve.decode index 5c332b04a7c..a3dbdb72a5c 100644 --- a/target/arm/mve.decode +++ b/target/arm/mve.decode @@ -167,3 +167,4 @@ VHADD_S_scalar 1110 1110 0 . .. ... 0 ... 0 1111 . 100 .... @2scalar VHADD_U_scalar 1111 1110 0 . .. ... 0 ... 0 1111 . 100 .... @2scalar VHSUB_S_scalar 1110 1110 0 . .. ... 0 ... 1 1111 . 100 .... @2scalar VHSUB_U_scalar 1111 1110 0 . .. ... 0 ... 1 1111 . 100 .... @2scalar +VBRSR 1111 1110 0 . .. ... 1 ... 1 1110 . 110 .... @2scalar diff --git a/target/arm/mve_helper.c b/target/arm/mve_helper.c index 096f7a39dac..558c6f5aa34 100644 --- a/target/arm/mve_helper.c +++ b/target/arm/mve_helper.c @@ -523,6 +523,49 @@ DO_2OP_SCALAR_U(vhaddu_scalar, do_vhadd_u) DO_2OP_SCALAR_S(vhsubs_scalar, do_vhsub_s) DO_2OP_SCALAR_U(vhsubu_scalar, do_vhsub_u) +static inline uint32_t do_vbrsrb(uint32_t n, uint32_t m) +{ + m &= 0xff; + if (m == 0) { + return 0; + } + n = revbit8(n); + if (m < 8) { + n >>= 8 - m; + } + return n; +} + +static inline uint32_t do_vbrsrh(uint32_t n, uint32_t m) +{ + m &= 0xff; + if (m == 0) { + return 0; + } + n = revbit16(n); + if (m < 16) { + n >>= 16 - m; + } + return n; +} + +static inline uint32_t do_vbrsrw(uint32_t n, uint32_t m) +{ + m &= 0xff; + if (m == 0) { + return 0; + } + n = revbit32(n); + if (m < 32) { + n >>= 32 - m; + } + return n; +} + +DO_2OP_SCALAR(vbrsrb, 1, uint8_t, do_vbrsrb) +DO_2OP_SCALAR(vbrsrh, 2, uint16_t, do_vbrsrh) +DO_2OP_SCALAR(vbrsrw, 4, uint32_t, do_vbrsrw) + /* * Multiply add long dual accumulate ops. */ diff --git a/target/arm/translate-mve.c b/target/arm/translate-mve.c index 4b379bfe6e4..6320064a08d 100644 --- a/target/arm/translate-mve.c +++ b/target/arm/translate-mve.c @@ -433,6 +433,7 @@ DO_2OP_SCALAR(VHADD_S_scalar, vhadds_scalar) DO_2OP_SCALAR(VHADD_U_scalar, vhaddu_scalar) DO_2OP_SCALAR(VHSUB_S_scalar, vhsubs_scalar) DO_2OP_SCALAR(VHSUB_U_scalar, vhsubu_scalar) +DO_2OP_SCALAR(VBRSR, vbrsr) static bool do_long_dual_acc(DisasContext *s, arg_vmlaldav *a, MVEGenDualAccOpFn *fn)