diff mbox

[13/13] coresight: document the bindings for the ATCLK

Message ID CACRpkda09x4_vOQcJAe019nNVDUWyQsy1uF8vG8xxStVsCL1kQ@mail.gmail.com
State Accepted
Commit 70dd9d2f0af0e9ebe1c508dfa9a2ba0524f56cd5
Headers show

Commit Message

Linus Walleij April 22, 2015, 12:59 p.m. UTC 
A copy to the devicetree list if something'd be controversial
about this uncontroversial change.


Linus

---------- Forwarded message ----------
From: Linus Walleij <linus.walleij@linaro.org>
Date: Mon, Apr 20, 2015 at 2:59 PM
Subject: [PATCH 13/13] coresight: document the bindings for the ATCLK


Put in a blurb in the device tree bindings indicating that
coresight blocks may have an optional ATCLK.

Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
---
 Documentation/devicetree/bindings/arm/coresight.txt | 13 ++++++++-----
 1 file changed, 8 insertions(+), 5 deletions(-)

--
1.9.3
--
To unsubscribe from this list: send the line "unsubscribe devicetree" in
the body of a message to majordomo@vger.kernel.org
More majordomo info at  http://vger.kernel.org/majordomo-info.html
diff mbox

Patch

diff --git a/Documentation/devicetree/bindings/arm/coresight.txt
b/Documentation/devicetree/bindings/arm/coresight.txt
index 88602b75418e..8711c1065479 100644
--- a/Documentation/devicetree/bindings/arm/coresight.txt
+++ b/Documentation/devicetree/bindings/arm/coresight.txt
@@ -21,11 +21,14 @@  its hardware characteristcs.
        * reg: physical base address and length of the register
          set(s) of the component.

-       * clocks: the clock associated to this component.
-
-       * clock-names: the name of the clock as referenced by the code.
-         Since we are using the AMBA framework, the name should be
-         "apb_pclk".
+       * clocks: the clocks associated to this component.
+
+       * clock-names: the name of the clocks referenced by the code.
+         Since we are using the AMBA framework, the name of the clock
+         providing the interconnect should be "apb_pclk", and some
+         coresight blocks also have an additional clock "atclk", which
+         clocks the core of that coresight component. The latter clock
+         is optional.

        * port or ports: The representation of the component's port
          layout using the generic DT graph presentation found in