From patchwork Tue Feb 23 14:14:26 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 62698 Delivered-To: patch@linaro.org Received: by 10.112.43.199 with SMTP id y7csp1853555lbl; Tue, 23 Feb 2016 06:14:38 -0800 (PST) X-Received: by 10.98.72.24 with SMTP id v24mr45998421pfa.15.1456236878434; Tue, 23 Feb 2016 06:14:38 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f75si47659777pfj.152.2016.02.23.06.14.38; Tue, 23 Feb 2016 06:14:38 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dkim=pass header.i=@linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753331AbcBWOOe (ORCPT + 30 others); Tue, 23 Feb 2016 09:14:34 -0500 Received: from mail-wm0-f45.google.com ([74.125.82.45]:38317 "EHLO mail-wm0-f45.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753185AbcBWOOa (ORCPT ); Tue, 23 Feb 2016 09:14:30 -0500 Received: by mail-wm0-f45.google.com with SMTP id a4so210950406wme.1 for ; Tue, 23 Feb 2016 06:14:30 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=RLhbEI/PN0+zL+Uqr0N0TX/hrMeGclIroJ5rZXfRyYU=; b=Cq0qh+Hn/sfqBzyl0IfBWsnEx+/e4SY/KfskZktk89nBy5o9UMaN6z7DMCn7/Ogcua +CEcdxm0TWSVKrE23TQE9GuVSTy9NF8R1NTZJYmvueIYy4x9XGPDjPFALORImri/iVIn t7zQ6NyJpEDn7ZPax3UMBbx1jMs6dhaSrAAy4= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=RLhbEI/PN0+zL+Uqr0N0TX/hrMeGclIroJ5rZXfRyYU=; b=Qg4hOHxukXOevdHCHg1G1T6eiRxrn7ee/MbkXhGiWM4Zpjczu69u8zZSWwL07hXy6a WoHwujhPZWRZgjAu3eLE9kNJRshY3uzOMaRu1rLE1ohZ3pI1mssPxpp9nwjBDWYw9wnw hWjt/mXVR8yi9765YjlihiiJxdT6b1D0cleTxqsopXxAv6+165VS4EOM+UF18wCXzogU oju8zAeYfQkn4xVwdU9s1nV/iFbWE/1rtCHMJHO8CMI9L5NuU++zBhEzgd9TlFjML3Pq ekMIhgo56IDq0050iQu5cA3dLSmWvOEV0Y7w0auXmU4jIQE80R78LQOyot4FXu/uGN2L /RuQ== X-Gm-Message-State: AG10YOTTsC0wavtSiQhDaumJKCL/8u0JXwi/FAk2RsolmLstwRpho1moTxw3DnZqmXHkJ+L1 X-Received: by 10.28.111.202 with SMTP id c71mr19816383wmi.77.1456236869550; Tue, 23 Feb 2016 06:14:29 -0800 (PST) Received: from localhost.localdomain (host-92-17-247-99.as13285.net. [92.17.247.99]) by smtp.gmail.com with ESMTPSA id gg7sm30005420wjd.10.2016.02.23.06.14.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 23 Feb 2016 06:14:28 -0800 (PST) From: Srinivas Kandagatla To: Andy Gross , linux-arm-msm@vger.kernel.org Cc: Rob Herring , Russell King , linux-soc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 04/12] ARM: dts: apq8064: add i2c sleep pinctrl states. Date: Tue, 23 Feb 2016 14:14:26 +0000 Message-Id: <1456236866-2588-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1456236639-1379-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1456236639-1379-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds missing i2c pinctrl sleep states. Also add 16mA drive strength to the pins so that we can detect wide range of i2c devices on the other side of level shifters. Signed-off-by: Srinivas Kandagatla --- arch/arm/boot/dts/qcom-apq8064-pins.dtsi | 36 ++++++++++++++++++++++++++++++++ arch/arm/boot/dts/qcom-apq8064.dtsi | 8 +++---- 2 files changed, 40 insertions(+), 4 deletions(-) -- 1.9.1 diff --git a/arch/arm/boot/dts/qcom-apq8064-pins.dtsi b/arch/arm/boot/dts/qcom-apq8064-pins.dtsi index c711aca..ce15c67 100644 --- a/arch/arm/boot/dts/qcom-apq8064-pins.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064-pins.dtsi @@ -19,6 +19,24 @@ pins = "gpio20", "gpio21"; function = "gsbi1"; }; + + pinconf { + pins = "gpio20", "gpio21"; + drive-strength = <16>; + bias-disable; + }; + }; + + i2c1_pins_sleep: i2c1_pins_sleep { + mux { + pins = "gpio20", "gpio21"; + function = "gpio"; + }; + pinconf { + pins = "gpio20", "gpio21"; + drive-strength = <2>; + bias-disable = <0>; + }; }; i2c3_pins: i2c3 { @@ -26,6 +44,24 @@ pins = "gpio8", "gpio9"; function = "gsbi3"; }; + + pinconf { + pins = "gpio8", "gpio9"; + drive-strength = <16>; + bias-disable; + }; + }; + + i2c3_pins_sleep: i2c3_pins_sleep { + mux { + pins = "gpio8", "gpio9"; + function = "gpio"; + }; + pinconf { + pins = "gpio8", "gpio9"; + drive-strength = <2>; + bias-disable = <0>; + }; }; gsbi6_uart_2pins: gsbi6_uart_2pins { diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 3d95534b..3fb66b9 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -227,8 +227,8 @@ gsbi1_i2c: i2c@12460000 { compatible = "qcom,i2c-qup-v1.1.1"; - pinctrl-0 = <&i2c1_pins>; - pinctrl-names = "default"; + pinctrl-0 = <&i2c1_pins &i2c1_pins_sleep>; + pinctrl-names = "default", "sleep"; reg = <0x12460000 0x1000>; interrupts = <0 194 IRQ_TYPE_NONE>; clocks = <&gcc GSBI1_QUP_CLK>, <&gcc GSBI1_H_CLK>; @@ -274,8 +274,8 @@ ranges; gsbi3_i2c: i2c@16280000 { compatible = "qcom,i2c-qup-v1.1.1"; - pinctrl-0 = <&i2c3_pins>; - pinctrl-names = "default"; + pinctrl-0 = <&i2c3_pins &i2c3_pins_sleep>; + pinctrl-names = "default", "sleep"; reg = <0x16280000 0x1000>; interrupts = ; clocks = <&gcc GSBI3_QUP_CLK>,