Message ID | 20221216214244.1391647-36-peter.maydell@linaro.org |
---|---|
State | Accepted |
Commit | a359da4c62a59d400c3081160b1105e2fd8e719e |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a17:522:c983:b0:460:3032:e3c4 with SMTP id kr3csp1069559pvb; Fri, 16 Dec 2022 13:46:06 -0800 (PST) X-Google-Smtp-Source: AA0mqf6wO/B0jewL6fwkt6azoRVC62JhVQ7Sxz7IJCwjZxkBiRV7Wq+x/7LpkuMYBKsiTheXf9Wa X-Received: by 2002:ad4:50cd:0:b0:4c7:1c72:58f3 with SMTP id e13-20020ad450cd000000b004c71c7258f3mr41568859qvq.43.1671227166450; Fri, 16 Dec 2022 13:46:06 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1671227166; cv=none; d=google.com; s=arc-20160816; b=qdlHywCePSkYNdUITM/NIS4Alr8M6MSYljS0eUHq2HvmdX2TWjqEePYA0o/Y6R9jnR xwbTtdzg5UHgdLPybwwTpXh2Xwj1cNCvM3DsvQNcQrkfdXpMqak7W8nnwohvus2NXm3G 2AtiV3+E2UgJz53+UsldZLwqxmboavykOJ2pGp6aP0lOOh6WRHOcnlkO0f3DumvtatAb zNb69Dxj/kWAFOCfd4bzIA7fv82vL3wlilpZEHtxDKXhxCe8eSA2FLNEWHn9lbq9NZmG 4tkfhf/cVZCiQXVgzRit6wKs7iRX5j52C/Z088de5nLYURaDjjBG96Ycgw+G5JCnN4Jg LdpA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:to:from :dkim-signature; bh=SHJyhm2AvF1J3KhcjjNeB31fuKNh0dgEGUX5Ov6mrnA=; b=cDtJ01PinyMuRrlYhGXMeI+OBJvSmZwFoL7eOlOm6xgjHKGyRaJByNXlZkHCuoxABm ktJccysIFXdoMJsjjCh4GlyuJn/ylFnqSwqmqsPQiXuPDrLANuaYGyy5ZpeC/obl+/WW 7DFDhJafo590qnSPxTYHFaGobpnTA6oqkQ984r4xZM90NKiftdDy0sUf7QnEPuJgwS9f xpfFYi2+VaanvpIeY6VnSXlxCb0hLOrN6QJu+6a6VquiXRyeu0kAEeC7KFwxKmAFEir2 cDfAXnV2ukNB1HxEGAebjIH3HdlS/pftqTslHR2Lga407TzUJUfA2V8rmpfH5NxM9mID yYnA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GWVEhcJG; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: <qemu-devel-bounces+patch=linaro.org@nongnu.org> Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id 85-20020a370558000000b006b5f48a986esi1463076qkf.84.2022.12.16.13.46.06 for <patch@linaro.org> (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Fri, 16 Dec 2022 13:46:06 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=GWVEhcJG; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces@nongnu.org>) id 1p6IV8-0006pB-9C; Fri, 16 Dec 2022 16:44:18 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>) id 1p6IUJ-00067L-8D for qemu-devel@nongnu.org; Fri, 16 Dec 2022 16:43:33 -0500 Received: from mail-wm1-x32d.google.com ([2a00:1450:4864:20::32d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from <peter.maydell@linaro.org>) id 1p6IUC-0000ck-Gz for qemu-devel@nongnu.org; Fri, 16 Dec 2022 16:43:26 -0500 Received: by mail-wm1-x32d.google.com with SMTP id f13-20020a1cc90d000000b003d08c4cf679so2678704wmb.5 for <qemu-devel@nongnu.org>; Fri, 16 Dec 2022 13:43:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:from:to:cc:subject:date:message-id :reply-to; bh=SHJyhm2AvF1J3KhcjjNeB31fuKNh0dgEGUX5Ov6mrnA=; b=GWVEhcJGJIJs6JULa7rzsirYlBUI9BPAylC7RjAWoFzMIbUWFDi7ewMJrx28QFX0ZV Lk9G8ZruKXD5eLY+yTwfUqSehPR8cXrDsSf1DByo0+s4LcQLTrvwtwzcixyJCvvFgKVm 0WD8/cyLzJJaEh6FmpiDX0PJyz2KJv9yPIM7kmO4R0znP6fHoix7btLfUq8VT78m5806 bc1Mu+AYKSBhI9dGxFPHfXZYaf5tVwiUH1QqWWMAkHg1iavIFw1oVZZ5lyiI+/ZJgxn4 Ba1Yznx7kQLB3fFVe8nIS/WNlOEf7DPqDH5R8MEWNCatjC33oIwoGOvJobCAgL31700m JzqQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20210112; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=SHJyhm2AvF1J3KhcjjNeB31fuKNh0dgEGUX5Ov6mrnA=; b=ybiaEpKSyjo8rAFfG3RCPvdeBfzXW8jmRcMZ1CJT2i+fgGt3dmuj0BC0/sqdX2ttVf TJqTjDKErHxhKZt9K4VSTPgkB9CU4s8hwtx/NnS2wxUqIEWH5V8KyWHx6rvC/E5OnXy1 usF86xjbO9nEGAkwInJTq4ikgWTMoBjQ3BNtMpMcsZ7a9nCP8kGPpGRdm0T8Cq2npvhf q/17ss83HI8PZ6rBpDEN5Ko4pH7snJIpgS1YdudEiJ1961T0iWyIXhceSHZXGGdfakCk VaDX9rRjWD1CJODPKDDeZUPIjjA34L0jKjZX1KGr126m0XLvu3E6MF/+MJknUsWidjwJ ynOg== X-Gm-Message-State: ANoB5pnwoaTYN8w4kn1LWAoeiMHHerL0WXENMYA758EIj3UXVDdv61ie sg0qzZof9coSKTY13bbCIK3VCGvZHvqBBPu/ X-Received: by 2002:a05:600c:354d:b0:3d0:85b5:33d3 with SMTP id i13-20020a05600c354d00b003d085b533d3mr26138175wmq.16.1671226998925; Fri, 16 Dec 2022 13:43:18 -0800 (PST) Received: from orth.archaic.org.uk (orth.archaic.org.uk. [2001:8b0:1d0::2]) by smtp.gmail.com with ESMTPSA id y7-20020a05600c364700b003d33ab317dasm4135263wmq.14.2022.12.16.13.43.18 for <qemu-devel@nongnu.org> (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 16 Dec 2022 13:43:18 -0800 (PST) From: Peter Maydell <peter.maydell@linaro.org> To: qemu-devel@nongnu.org Subject: [PULL 35/36] hw/intc/xics: Convert TYPE_ICS to 3-phase reset Date: Fri, 16 Dec 2022 21:42:43 +0000 Message-Id: <20221216214244.1391647-36-peter.maydell@linaro.org> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20221216214244.1391647-1-peter.maydell@linaro.org> References: <20221216214244.1391647-1-peter.maydell@linaro.org> MIME-Version: 1.0 Content-Type: text/plain; charset=UTF-8 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2a00:1450:4864:20::32d; envelope-from=peter.maydell@linaro.org; helo=mail-wm1-x32d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org |
Series |
[PULL,01/36] hw/s390x/s390-pci-inst.c: Use device_cold_reset() to reset PCI devices
|
expand
|
diff --git a/hw/intc/xics.c b/hw/intc/xics.c index dd130467ccc..c7f8abd71e4 100644 --- a/hw/intc/xics.c +++ b/hw/intc/xics.c @@ -564,9 +564,9 @@ static void ics_reset_irq(ICSIRQState *irq) irq->saved_priority = 0xff; } -static void ics_reset(DeviceState *dev) +static void ics_reset_hold(Object *obj) { - ICSState *ics = ICS(dev); + ICSState *ics = ICS(obj); g_autofree uint8_t *flags = g_malloc(ics->nr_irqs); int i; @@ -584,7 +584,7 @@ static void ics_reset(DeviceState *dev) if (kvm_irqchip_in_kernel()) { Error *local_err = NULL; - ics_set_kvm_state(ICS(dev), &local_err); + ics_set_kvm_state(ics, &local_err); if (local_err) { error_report_err(local_err); } @@ -688,16 +688,17 @@ static Property ics_properties[] = { static void ics_class_init(ObjectClass *klass, void *data) { DeviceClass *dc = DEVICE_CLASS(klass); + ResettableClass *rc = RESETTABLE_CLASS(klass); dc->realize = ics_realize; device_class_set_props(dc, ics_properties); - dc->reset = ics_reset; dc->vmsd = &vmstate_ics; /* * Reason: part of XICS interrupt controller, needs to be wired up, * e.g. by spapr_irq_init(). */ dc->user_creatable = false; + rc->phases.hold = ics_reset_hold; } static const TypeInfo ics_info = {