From patchwork Thu Apr 21 11:04:18 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 66357 Delivered-To: patch@linaro.org Received: by 10.140.93.198 with SMTP id d64csp73051qge; Thu, 21 Apr 2016 04:04:57 -0700 (PDT) X-Received: by 10.66.72.198 with SMTP id f6mr19995707pav.60.1461236696868; Thu, 21 Apr 2016 04:04:56 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id t20si148170pfa.119.2016.04.21.04.04.56; Thu, 21 Apr 2016 04:04:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752094AbcDULEp (ORCPT + 29 others); Thu, 21 Apr 2016 07:04:45 -0400 Received: from mail-wm0-f42.google.com ([74.125.82.42]:37549 "EHLO mail-wm0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751770AbcDULEn (ORCPT ); Thu, 21 Apr 2016 07:04:43 -0400 Received: by mail-wm0-f42.google.com with SMTP id n3so126836188wmn.0 for ; Thu, 21 Apr 2016 04:04:42 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=NWTzhGwmQbWbAg/5CZSNVAhgn7cinp+1XbR12V2cs5s=; b=XDY3Q0CNM/AUo9faNG/RpQieeeYhK+LdthtS832ZkYsPCgs7Cr0jjuOYIs3xEuFmIJ kmvV0CxAGPuqk+8TQB/1HkOKsRyQ261Kusu+VJ/hogE+pc8SFv7bEwfOwQcmUBB45HW/ p8G1ujDIenUo+7MLUXGHlb3uuKfnVxUostzLI= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=NWTzhGwmQbWbAg/5CZSNVAhgn7cinp+1XbR12V2cs5s=; b=XM+7ybEoi9fMjL8nI26BO0vhS3st3BrjYQMsRbul5BElV8aNNmVbtI9VhtQnhCFIV1 IVv8CoAPhfYwsEZrk09NawAsqvF8eeEiyyBYiM7RylkjXvZJUtskYTpL1wlKkwr8McUe ZcsjNH0nu+usT8xxucmVWiRxi1x2ZPGF9MwCQtPwv6SGLjPRDUKtgcHYEiSexC5+LNlD WbKuUxK7CH179BzoJQcvPpEnpIH7MVHpbW3XhJgh0Tn35L0Wql3UO7TbL8F0etiXx/k4 4SRMPFubuJiJo9BgFdw5LY8CB3WHfj6p0eoBf3ymXzlYSSdvy5mbIRNA04CUg9OQ8SnK z12A== X-Gm-Message-State: AOPr4FVESiK/4vTlscuoVJN6hZwZcKLuNQ3mJYrWfxdsXG2rB5Z6F2ZpgvmzFfO/RPL8HyN+ X-Received: by 10.28.31.212 with SMTP id f203mr33915214wmf.69.1461236681704; Thu, 21 Apr 2016 04:04:41 -0700 (PDT) Received: from localhost.localdomain (cpc84787-aztw28-2-0-cust15.18-1.cable.virginm.net. [82.37.140.16]) by smtp.gmail.com with ESMTPSA id v143sm9184279wmv.4.2016.04.21.04.04.40 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 21 Apr 2016 04:04:40 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com, vinod.koul@intel.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, dmaengine@vger.kernel.org, devicetree@vger.kernel.org, arnd@arndb.de, broonie@kernel.org, ludovic.barre@st.com Subject: [PATCH 01/18] dmaengine: st_fdma: Add STMicroelectronics FDMA DT binding documentation Date: Thu, 21 Apr 2016 12:04:18 +0100 Message-Id: <1461236675-10176-2-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1461236675-10176-1-git-send-email-peter.griffin@linaro.org> References: <1461236675-10176-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org This patch adds the DT binding documentation for the FDMA constroller found on STi based chipsets from STMicroelectronics. Signed-off-by: Ludovic Barre Signed-off-by: Peter Griffin --- Documentation/devicetree/bindings/dma/st_fdma.txt | 87 +++++++++++++++++++++++ 1 file changed, 87 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/st_fdma.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/dma/st_fdma.txt b/Documentation/devicetree/bindings/dma/st_fdma.txt new file mode 100644 index 0000000..13029dc --- /dev/null +++ b/Documentation/devicetree/bindings/dma/st_fdma.txt @@ -0,0 +1,87 @@ +* STMicroelectronics Flexible Direct Memory Access Device Tree bindings + +The FDMA is a general-purpose direct memory access controller capable of +supporting 16 independent DMA channels. It accepts up to 32 DMA requests. +The FDMA is based on a Slim processor which require a firmware. + +* FDMA Controller + +Required properties: +- compatible : Should be one of + - st,stih407-fdma-mpe31-11 + - st,stih407-fdma-mpe31-12 + - st,stih407-fdma-mpe31-13 +- reg : Should contain DMA registers location and length +- interrupts : Should contain one interrupt shared by all channels +- dma-channels : Number of channels supported by the controller +- #dma-cells : Must be <3>. See DMA client section below +- clocks : Must contain an entry for each name in clock-names +- clock-names : Must contain "fdma_slim, fdma_hi, fdma_low, fdma_ic" entries +See: Documentation/devicetree/bindings/clock/clock-bindings.txt + + +Example: + + fdma1-app: dma-controller@8e40000 { + compatible = "st,stih407-fdma-mpe31-11"; + reg = <0x8e40000 0x20000>; + interrupts = ; + dma-channels = <16>; + #dma-cells = <3>; + clocks = <&CLK_S_C0_FLEXGEN CLK_FDMA>, + <&CLK_S_C0_FLEXGEN CLK_TX_ICN_DMU>, + <&CLK_S_C0_FLEXGEN CLK_TX_ICN_DMU>, + <&CLK_S_C0_FLEXGEN CLK_EXT2F_A9>; + clock-names = "fdma_slim", + "fdma_hi", + "fdma_low", + "fdma_ic"; + }; + +* DMA client + +Required properties: +- dmas: Comma separated list of dma channel requests +- dma-names: Names of the aforementioned requested channels + +Each dmas request consists of 4 cells: +1. A phandle pointing to the FDMA controller +2. The request line number +3. A 32bit mask specifying (see include/linux/platform_data/dma-st-fdma.h) + -bit 2-0: Holdoff value, dreq will be masked for + 0x0: 0-0.5us + 0x1: 0.5-1us + 0x2: 1-1.5us + -bit 17: data swap + 0x0: disabled + 0x1: enabled + -bit 21: Increment Address + 0x0: no address increment between transfers + 0x1: increment address between transfers + -bit 22: 2 STBus Initiator Coprocessor interface + 0x0: high priority port + 0x1: low priority port +4. transfers type + 0 free running + 1 paced + +Example: + + sti_uni_player2: sti-uni-player@2 { + compatible = "st,sti-uni-player"; + status = "disabled"; + #sound-dai-cells = <0>; + st,syscfg = <&syscfg_core>; + clocks = <&clk_s_d0_flexgen CLK_PCM_2>; + assigned-clocks = <&clk_s_d0_flexgen CLK_PCM_2>; + assigned-clock-parents = <&clk_s_d0_quadfs 2>; + assigned-clock-rates = <50000000>; + reg = <0x8D82000 0x158>; + interrupts = ; + dmas = <&fdma0 4 0 1>; + dai-name = "Uni Player #1 (DAC)"; + dma-names = "tx"; + st,uniperiph-id = <2>; + st,version = <5>; + st,mode = "PCM"; + };