From patchwork Tue May 10 12:11:43 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Ard Biesheuvel X-Patchwork-Id: 67440 Delivered-To: patch@linaro.org Received: by 10.140.92.199 with SMTP id b65csp2091311qge; Tue, 10 May 2016 05:13:18 -0700 (PDT) X-Received: by 10.140.39.242 with SMTP id v105mr40176081qgv.29.1462882398486; Tue, 10 May 2016 05:13:18 -0700 (PDT) Return-Path: Received: from lists.linaro.org (lists.linaro.org. [54.225.227.206]) by mx.google.com with ESMTP id n125si1161872qkf.225.2016.05.10.05.13.18; Tue, 10 May 2016 05:13:18 -0700 (PDT) Received-SPF: pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) client-ip=54.225.227.206; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) smtp.mailfrom=linaro-uefi-bounces@lists.linaro.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 23E026165E; Tue, 10 May 2016 12:13:18 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on ip-10-142-244-252 X-Spam-Level: X-Spam-Status: No, score=-2.6 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_LOW, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, URIBL_BLOCKED autolearn=disabled version=3.4.0 Received: from [127.0.0.1] (localhost [127.0.0.1]) by lists.linaro.org (Postfix) with ESMTP id 92444611FB; Tue, 10 May 2016 12:12:29 +0000 (UTC) X-Original-To: linaro-uefi@lists.linaro.org Delivered-To: linaro-uefi@lists.linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id BB1DC6166D; Tue, 10 May 2016 12:12:26 +0000 (UTC) Received: from mail-wm0-f41.google.com (mail-wm0-f41.google.com [74.125.82.41]) by lists.linaro.org (Postfix) with ESMTPS id 8D52F611FB for ; Tue, 10 May 2016 12:12:07 +0000 (UTC) Received: by mail-wm0-f41.google.com with SMTP id e201so175174795wme.0 for ; Tue, 10 May 2016 05:12:07 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=lVmR1hWqIz9zyUVS0dizsGMxjm/wsGTR0aNwT4RwkrM=; b=TfYpbVa/oxvEyQcHhuMH91nIydtM7EE/wsNwomq/VTrcCuU+ssz7/6Xx6ZS4yu5qgk kGPIjWcz3GeMBKHIfpZfOMeh2+mfgZvkP+tZ+Wy5arL5Lt3TDt48/VrKanL9PtJjEtXb 1yLVc4berpjZ8CCz68h5FgxP8aqAjYFgLoz+vMNKEZKjQRWYGSAbvNTI4wejW4E/kefq 05CkHNAMDHHSCtfDPOrcbd/mkI2RIIOTQOqcmW/ePk3l4/nQpZtjtzO34vQi1+3SsroX py/AYsjqHYfJuuJOuMe8oTe7BYZnQ2sRz6fMrhTjHvUceWdylUGyZS1VHrjhmkcjrO0k ZT/w== X-Gm-Message-State: AOPr4FW5eyVYykbw+ghXW7cPDZMSTBXTJSdH2WmDn88G0WD4E/6ZKkD+PFd3/Hx+bQ+xZjISNto= X-Received: by 10.28.165.209 with SMTP id o200mr16146296wme.61.1462882326626; Tue, 10 May 2016 05:12:06 -0700 (PDT) Received: from localhost.localdomain ([195.55.142.58]) by smtp.gmail.com with ESMTPSA id m20sm2623084wma.23.2016.05.10.05.12.04 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 10 May 2016 05:12:05 -0700 (PDT) From: Ard Biesheuvel To: linaro-uefi@lists.linaro.org Date: Tue, 10 May 2016 14:11:43 +0200 Message-Id: <1462882313-7637-5-git-send-email-ard.biesheuvel@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1462882313-7637-1-git-send-email-ard.biesheuvel@linaro.org> References: <1462882313-7637-1-git-send-email-ard.biesheuvel@linaro.org> Cc: leo.duran@amd.com Subject: [Linaro-uefi] [PATCH 04/14] Platforms/AMD/Styx: disable legacy SMBIOS entry point generation X-BeenThere: linaro-uefi@lists.linaro.org X-Mailman-Version: 2.1.16 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: linaro-uefi-bounces@lists.linaro.org Sender: "Linaro-uefi" The pre-v3.0 SMBIOS entry point only has a 32-bit field to store the address of the structure table, and so it does not make sense to attempt to generate such an entry point if you don't have any RAM below 4 GB. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ard Biesheuvel --- Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc | 2 ++ Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc | 2 ++ 2 files changed, 4 insertions(+) diff --git a/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc b/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc index 9c623f227815..c4c1c231acfb 100644 --- a/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc +++ b/Platforms/AMD/Styx/CelloBoard/CelloBoard.dsc @@ -506,6 +506,8 @@ DEFINE TRANS_CODE = $(EL3_TO_EL2) gAmdStyxTokenSpaceGuid.PcdPsciOsSupport|TRUE gAmdStyxTokenSpaceGuid.PcdIscpSupport|TRUE + # SMBIOS 3.0 only + gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosEntryPointProvideMethod|0x2 [PcdsDynamicDefault.common] gAmdStyxTokenSpaceGuid.PcdSocCoreCount|$(NUM_CORES) diff --git a/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc b/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc index b471ddf8616c..29d8ee239e96 100644 --- a/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc +++ b/Platforms/AMD/Styx/OverdriveBoard/OverdriveBoard.dsc @@ -519,6 +519,8 @@ DEFINE TRANS_CODE = $(EL3_TO_EL2) gAmdStyxTokenSpaceGuid.PcdIscpSupport|FALSE !endif + # SMBIOS 3.0 only + gEfiMdeModulePkgTokenSpaceGuid.PcdSmbiosEntryPointProvideMethod|0x2 [PcdsDynamicDefault.common] gAmdStyxTokenSpaceGuid.PcdSocCoreCount|$(NUM_CORES)