| Message ID | 20240222194025.25329-2-quic_parellan@quicinc.com |
|---|---|
| State | Accepted |
| Commit | 32b6ff95b91240e632f55be35c6ccd4bbe7434e4 |
| Headers | show
Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com
[205.220.168.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id C5AF312D1F3
for <linux-arm-msm@vger.kernel.org>; Thu, 22 Feb 2024 19:40:46 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.168.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1708630848; cv=none;
b=tMzXl5xzD+DXOW80tV+ZE2TTNMDPHnM9P7fXAxVWto7TAfemSDp6QyXveK4PUr50b7dJKcXXUlEPUZY5Wg52AoX9rzRnooOV10JckBtggYaOa2j9QoncJGiswOtK0WfQcwIWJOPAkxIFMj8G7aVenSWvBM0vHeNmvfKoopbkWhw=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1708630848; c=relaxed/simple;
bh=lIXBY/f6NH/RdBfPGO4hGIta/5Q8a/6XP80QIWX1kG0=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=Mez+csYfGVVPAwLhJqqjAwhgajtJ4JCUgPzbskSzN83ngOKt4ZIGbvz9fzE0BZQAgMb5ly1P/PGWCL5BbR6CBdPqpxBsyaCzAhd8xZM3t2gzWCn0lezqFiglmAh4D+NLtV2CZrqky8qCwvPTB+EMjq561yq5oYXHRiakLngazgQ=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=TMQ5rlXB; arc=none smtp.client-ip=205.220.168.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="TMQ5rlXB"
Received: from pps.filterd (m0279864.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.17.1.24/8.17.1.24) with ESMTP id
41MEIf1t003571;
Thu, 22 Feb 2024 19:40:40 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
from:to:cc:subject:date:message-id:in-reply-to:references
:mime-version:content-transfer-encoding:content-type; s=
qcppdkim1; bh=s7GKlOVkfJsJdGPJFzGXijumOoNZH8brsun2KM72eVI=; b=TM
Q5rlXB+tgAwCpu7CH39tu5+LZojcQO/2KhLpNsnmv0NX98BdtjMy1DlkYMJnP6gL
W/ZFnFIf64LD2sfQwKJPAfXSu5aE0/DWoyLwWee/VaCkfnz2Ct6IRCZJDUh5cSJa
0uXJ4feDmE9iuA3sPZm+prv7Q76+ZbMNF2L3e1llKg12oIIvD5NxJZoev7zrxwTL
FKB/8N4fkoWO45nVKIu6GsqleU7uU32YZZteokoesZsYFmoitGf6H+haoz4L3+3w
13YxsPJpBdQpruvnbtrRVd0tK72ZGpcYXbdyOd353T2xQsVs6ek+wbtjASMbmzzi
HmL1b4uMgppo8J4gHoOg==
Received: from nalasppmta05.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 3we2bxa7kd-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Thu, 22 Feb 2024 19:40:40 +0000 (GMT)
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA05.qualcomm.com (8.17.1.5/8.17.1.5) with ESMTPS id
41MJeds9007123
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Thu, 22 Feb 2024 19:40:39 GMT
Received: from hu-parellan-lv.qualcomm.com (10.49.16.6) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1118.40; Thu, 22 Feb 2024 11:40:38 -0800
From: Paloma Arellano <quic_parellan@quicinc.com>
To: <freedreno@lists.freedesktop.org>
CC: Paloma Arellano <quic_parellan@quicinc.com>,
<linux-arm-msm@vger.kernel.org>, <dri-devel@lists.freedesktop.org>,
<robdclark@gmail.com>, <seanpaul@chromium.org>, <swboyd@chromium.org>,
<dmitry.baryshkov@linaro.org>, <quic_abhinavk@quicinc.com>,
<quic_jesszhan@quicinc.com>, <quic_khsieh@quicinc.com>,
<marijn.suijten@somainline.org>, <neil.armstrong@linaro.org>
Subject: [PATCH v5 01/19] drm/msm/dpu: allow certain formats for CDM for DP
Date: Thu, 22 Feb 2024 11:39:46 -0800
Message-ID: <20240222194025.25329-2-quic_parellan@quicinc.com>
X-Mailer: git-send-email 2.41.0
In-Reply-To: <20240222194025.25329-1-quic_parellan@quicinc.com>
References: <20240222194025.25329-1-quic_parellan@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-ORIG-GUID: sRAglKWN8plQMq9r8KPvdo4RuEzKj3Zy
X-Proofpoint-GUID: sRAglKWN8plQMq9r8KPvdo4RuEzKj3Zy
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.272,Aquarius:18.0.1011,Hydra:6.0.619,FMLib:17.11.176.26
definitions=2024-02-22_15,2024-02-22_01,2023-05-22_02
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
bulkscore=0 suspectscore=0
priorityscore=1501 mlxscore=0 adultscore=0 phishscore=0 clxscore=1015
malwarescore=0 spamscore=0 mlxlogscore=587 lowpriorityscore=0
impostorscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2402120000 definitions=main-2402220154
|
| Series |
Add support for CDM over DP
|
expand
|
diff --git a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_cdm.c b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_cdm.c index e9cdc7934a499..9016b3ade6bc3 100644 --- a/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_cdm.c +++ b/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_cdm.c @@ -186,7 +186,7 @@ static int dpu_hw_cdm_enable(struct dpu_hw_cdm *ctx, struct dpu_hw_cdm_cfg *cdm) dpu_hw_cdm_setup_cdwn(ctx, cdm); if (cdm->output_type == CDM_CDWN_OUTPUT_HDMI) { - if (fmt->chroma_sample != DPU_CHROMA_H1V2) + if (fmt->chroma_sample == DPU_CHROMA_H1V2) return -EINVAL; /*unsupported format */ opmode = CDM_HDMI_PACK_OP_MODE_EN; opmode |= (fmt->chroma_sample << 1);
CDM block supports formats other than H1V2 for DP. Since we are now adding support for CDM over DP, relax the checks to allow all other formats for DP other than H1V2. Changes in v2: - Add fixes tag - Move patch to top of series Fixes: 0afac0ba6024 ("drm/msm/dpu: add dpu_hw_cdm abstraction for CDM block") Signed-off-by: Paloma Arellano <quic_parellan@quicinc.com> Reviewed-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org> --- drivers/gpu/drm/msm/disp/dpu1/dpu_hw_cdm.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-)