| Message ID | 20240828203721.2751904-22-quic_nkela@quicinc.com |
|---|---|
| State | New |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 43E0C1B29D3;
Wed, 28 Aug 2024 20:38:38 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1724877520; cv=none;
b=LKrWhGnLrUY6q2IqRAKcsHGsbCAC5wAivFDOKeAic1YQRcfxbCyzsR22fRvtK7Kb1NjCVhGsFErxCkFfYY7B+q36izS9W6HQ0VzUICjvATuNk6uwr/76fgEtNtxhy2SNHBTIfLLqVCnh0p6Wzp2L5sbb1fnXVfAlubrg7uSyLqQ=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1724877520; c=relaxed/simple;
bh=g0SLOxQZpnjgSHdRI4s0y1AELLANh8KmK8Yvl2bmLAw=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=DJ7+2VPZCh1r1zEdiaPDYRDPiK8tIY6L5488gBK+db2OJuetc+wG20CDn150r4WC1BzV7XaLVShvNU10nTxMiF6RxI+BQiFTMlh5QV+tA15J+Z4MnmZ2LUPfy3EeuihBslsZpf6g+lk+qVQ+LUME5wXvwORal2Fq4OqFHiBVEiA=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=l7MS6ofL; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="l7MS6ofL"
Received: from pps.filterd (m0279871.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id
47SJM2Xo007623;
Wed, 28 Aug 2024 20:38:19 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
cc:content-transfer-encoding:content-type:date:from:in-reply-to
:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
OU0QRdJ6B3ALlG/18MSlc3NXidoM0rbfFB9pS9XKrFo=; b=l7MS6ofLZOtnSLnb
+ymDEhx9emdqDm/6aER98TDUbS999qM3YDjGRQvNm8omccgual9uamICKaetd4nF
mkwZkSnFdcMUKjLudtB5qNEt2tda2OKelzaNHA7meSZaP8xHt4dxU/mnQyD0J4AR
tdVe82NFTlclLd2/8UmKwarEYFsae/ZwvsHTEzkmaVbSQCfUb3lmazc0TUnxtn7O
f9A1HkO4u8NMdAt0X3m5rzEwvwx/kpbsFsWYMHS3R9InkwFJozgxDdNSg6Wemxxs
ETJXBXF4KTekGXw8PrCpa3Ytb6jKqUEduSKu2zlvv6MTwDBm3CnSALXtdd6fZz64
Tc5Xaw==
Received: from nasanppmta04.qualcomm.com (i-global254.qualcomm.com
[199.106.103.254])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 419pv0b0y2-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 28 Aug 2024 20:38:18 +0000 (GMT)
Received: from nasanex01b.na.qualcomm.com (nasanex01b.na.qualcomm.com
[10.46.141.250])
by NASANPPMTA04.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id
47SKcH2X025954
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 28 Aug 2024 20:38:17 GMT
Received: from hu-nkela-lv.qualcomm.com (10.49.16.6) by
nasanex01b.na.qualcomm.com (10.46.141.250) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1544.9; Wed, 28 Aug 2024 13:38:13 -0700
From: Nikunj Kela <quic_nkela@quicinc.com>
To: <andersson@kernel.org>, <konradybcio@kernel.org>, <robh@kernel.org>,
<krzk+dt@kernel.org>, <conor+dt@kernel.org>, <rafael@kernel.org>,
<viresh.kumar@linaro.org>, <herbert@gondor.apana.org.au>,
<davem@davemloft.net>, <sudeep.holla@arm.com>,
<andi.shyti@kernel.org>,
<tglx@linutronix.de>, <will@kernel.org>, <joro@8bytes.org>,
<jassisinghbrar@gmail.com>, <lee@kernel.org>,
<linus.walleij@linaro.org>, <amitk@kernel.org>,
<thara.gopinath@gmail.com>, <broonie@kernel.org>,
<wim@linux-watchdog.org>, <linux@roeck-us.net>
CC: <robin.murphy@arm.com>, <cristian.marussi@arm.com>, <rui.zhang@intel.com>,
<lukasz.luba@arm.com>, <vkoul@kernel.org>, <quic_gurus@quicinc.com>,
<agross@kernel.org>, <bartosz.golaszewski@linaro.org>,
<quic_rjendra@quicinc.com>, <robimarko@gmail.com>,
<linux-arm-msm@vger.kernel.org>, <devicetree@vger.kernel.org>,
<linux-kernel@vger.kernel.org>, <linux-pm@vger.kernel.org>,
<linux-crypto@vger.kernel.org>, <arm-scmi@vger.kernel.org>,
<linux-arm-kernel@lists.infradead.org>, <linux-i2c@vger.kernel.org>,
<iommu@lists.linux.dev>, <linux-gpio@vger.kernel.org>,
<linux-serial@vger.kernel.org>, <linux-spi@vger.kernel.org>,
<linux-watchdog@vger.kernel.org>, <kernel@quicinc.com>,
<quic_psodagud@quicinc.com>, <quic_tsoni@quicinc.com>,
<quic_shazhuss@quicinc.com>, Nikunj Kela <quic_nkela@quicinc.com>
Subject: [PATCH 21/22] ARM: dt: GIC: add extended SPI specifier
Date: Wed, 28 Aug 2024 13:37:20 -0700
Message-ID: <20240828203721.2751904-22-quic_nkela@quicinc.com>
X-Mailer: git-send-email 2.34.1
In-Reply-To: <20240828203721.2751904-1-quic_nkela@quicinc.com>
References: <20240828203721.2751904-1-quic_nkela@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-serial@vger.kernel.org
List-Id: <linux-serial.vger.kernel.org>
List-Subscribe: <mailto:linux-serial+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-serial+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: nalasex01c.na.qualcomm.com (10.47.97.35) To
nasanex01b.na.qualcomm.com (10.46.141.250)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-GUID: BukNh8J1_NOG2ICllLKjmEpps5vQtIgg
X-Proofpoint-ORIG-GUID: BukNh8J1_NOG2ICllLKjmEpps5vQtIgg
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.28.16
definitions=2024-08-28_08,2024-08-28_01,2024-05-17_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
adultscore=0 clxscore=1015
priorityscore=1501 impostorscore=0 suspectscore=0 lowpriorityscore=0
malwarescore=0 spamscore=0 mlxlogscore=750 mlxscore=0 bulkscore=0
phishscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2407110000 definitions=main-2408280149
|
| Series |
arm64: qcom: Introduce SA8255p Ride platform
|
expand
|
On 28/08/2024 22:37, Nikunj Kela wrote: > Add interrupt specifier for extended SPI interrupts. > > Qualcomm SA8255p platform uses extended SPI for SCMI 'a2p' doorbells. > > Signed-off-by: Nikunj Kela <quic_nkela@quicinc.com> > --- This is still bindings patch. Use proper subject prefix. Best regards, Krzysztof
diff --git a/include/dt-bindings/interrupt-controller/arm-gic.h b/include/dt-bindings/interrupt-controller/arm-gic.h index 35b6f69b7db6..9c06248446b7 100644 --- a/include/dt-bindings/interrupt-controller/arm-gic.h +++ b/include/dt-bindings/interrupt-controller/arm-gic.h @@ -12,6 +12,7 @@ #define GIC_SPI 0 #define GIC_PPI 1 +#define GIC_ESPI 2 /* * Interrupt specifier cell 2.
Add interrupt specifier for extended SPI interrupts. Qualcomm SA8255p platform uses extended SPI for SCMI 'a2p' doorbells. Signed-off-by: Nikunj Kela <quic_nkela@quicinc.com> --- include/dt-bindings/interrupt-controller/arm-gic.h | 1 + 1 file changed, 1 insertion(+)