| Message ID | 20241218102707.76272-12-quic_prashk@quicinc.com |
|---|---|
| State | New |
| Headers | show
Received: from mx0b-0031df01.pphosted.com (mx0b-0031df01.pphosted.com
[205.220.180.131])
(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
(No client certificate requested)
by smtp.subspace.kernel.org (Postfix) with ESMTPS id 92B5F1B0435;
Wed, 18 Dec 2024 10:28:24 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
arc=none smtp.client-ip=205.220.180.131
ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
t=1734517706; cv=none;
b=Pl2JdRegBRIdy4VPNGzrguN2ExzYKKDtERenxwWgvf1csHQ+HTHWGWmwMrrWWMd6DrC/yZU7/5482CCvnFVrbmOKRsCBekgXO+ACNsfrL58ZpJ2DjyEkLr5vGe6xSPjAhZ0nNfIE4D8vm8XtCAGJhqP30Yhe4Hzef8IjCRc3l8M=
ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org;
s=arc-20240116; t=1734517706; c=relaxed/simple;
bh=jUtl7342ws/uuLq6+HKUO0CriNSskUWr7SBryUbl75o=;
h=From:To:CC:Subject:Date:Message-ID:In-Reply-To:References:
MIME-Version:Content-Type;
b=QA6oIZ8lwf9oQHvA77dA7NX5PNAasVMf+Iyq0d/RGeCMJIIniHtvlNAJX9S1rcCdIY7AlFD8HK+eCAwuJfFr5WzwfWwGgFBUbXF670d7skSa4qG8iIvOVfBrp9fxqHa08X8Cm15oxi+xcoxN4Ti21kprwjwwnTP+ZaVUlMi+cok=
ARC-Authentication-Results: i=1; smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com;
spf=pass smtp.mailfrom=quicinc.com;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b=Dbk2ZZxM; arc=none smtp.client-ip=205.220.180.131
Authentication-Results: smtp.subspace.kernel.org;
dmarc=pass (p=none dis=none) header.from=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
spf=pass smtp.mailfrom=quicinc.com
Authentication-Results: smtp.subspace.kernel.org;
dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com
header.b="Dbk2ZZxM"
Received: from pps.filterd (m0279868.ppops.net [127.0.0.1])
by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id
4BI0o5Ik011854;
Wed, 18 Dec 2024 10:28:21 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h=
cc:content-transfer-encoding:content-type:date:from:in-reply-to
:message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
IFeZSr2uvap63CeuA2yzpCqm88dhURLv/uVbJKBUgdg=; b=Dbk2ZZxMfoUuVhct
IrjdWyEoq+yPo7nCkZ9odMPoEyvjCxZ/lAbwy6EodeATynaI5SyaKc3LNuHqye5y
V1qcsB1UFXxwdi2H9VGrO/nKvpC/ZVQcb3yUopEo8Gs7ucIe+L2UlXTQQMASvX45
+q/pyIADVDsbCyfNEyl13PHZJTQXDU1M8OfVZ9NNrhABgSw0vM8pwwMjheHFByy6
UkFVGQ4XHxY2YmvGwupxVX2GtimQdfxL+r4uJBjo9izrp+vMc162y2Me+xQUg7Q7
Txr581Jt6tcPA3GcQu7STPh8gTKcE6o5fOuZpIsKpJZoGflIILAmVkZZa5rjMAWo
3Q+1tg==
Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com
[129.46.96.20])
by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 43km6r98w5-1
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 18 Dec 2024 10:28:20 +0000 (GMT)
Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com
[10.47.209.196])
by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id
4BIASJE8011693
(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT);
Wed, 18 Dec 2024 10:28:19 GMT
Received: from hu-prashk-hyd.qualcomm.com (10.80.80.8) by
nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server
(version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
15.2.1544.9; Wed, 18 Dec 2024 02:28:16 -0800
From: Prashanth K <quic_prashk@quicinc.com>
To: Bjorn Andersson <andersson@kernel.org>,
Konrad Dybcio
<konradybcio@kernel.org>, Rob Herring <robh@kernel.org>,
Krzysztof Kozlowski
<krzk+dt@kernel.org>,
Conor Dooley <conor+dt@kernel.org>,
Krishna Kurapati
<krishna.kurapati@oss.qualcomm.com>
CC: <linux-kernel@vger.kernel.org>, <linux-arm-msm@vger.kernel.org>,
<devicetree@vger.kernel.org>, <cros-qcom-dts-watchers@chromium.org>,
Prashanth K <quic_prashk@quicinc.com>
Subject: [PATCH v3 11/19] arm64: dts: qcom: Disable USB U1/U2 entry for SDX75
Date: Wed, 18 Dec 2024 15:56:59 +0530
Message-ID: <20241218102707.76272-12-quic_prashk@quicinc.com>
X-Mailer: git-send-email 2.25.1
In-Reply-To: <20241218102707.76272-1-quic_prashk@quicinc.com>
References: <20241218102707.76272-1-quic_prashk@quicinc.com>
Precedence: bulk
X-Mailing-List: linux-arm-msm@vger.kernel.org
List-Id: <linux-arm-msm.vger.kernel.org>
List-Subscribe: <mailto:linux-arm-msm+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-arm-msm+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To
nalasex01a.na.qualcomm.com (10.47.209.196)
X-QCInternal: smtphost
X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800
signatures=585085
X-Proofpoint-ORIG-GUID: 6VI4wPuQexKr-2_gUZWYIphDaNnWf4JY
X-Proofpoint-GUID: 6VI4wPuQexKr-2_gUZWYIphDaNnWf4JY
X-Proofpoint-Virus-Version: vendor=baseguard
engine=ICAP:2.0.293,Aquarius:18.0.1039,Hydra:6.0.680,FMLib:17.12.60.29
definitions=2024-09-06_09,2024-09-06_01,2024-09-02_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
clxscore=1015 bulkscore=0
malwarescore=0 mlxscore=0 adultscore=0 mlxlogscore=499 suspectscore=0
impostorscore=0 phishscore=0 priorityscore=1501 spamscore=0
lowpriorityscore=0 classifier=spam adjust=0 reason=mlx scancount=1
engine=8.19.0-2411120000 definitions=main-2412180084
|
| Series |
Disable USB U1/U2 entry for QC targets
|
expand
|
diff --git a/arch/arm64/boot/dts/qcom/sdx75.dtsi b/arch/arm64/boot/dts/qcom/sdx75.dtsi index 5f7e59ecf1ca..8e444a9d00ed 100644 --- a/arch/arm64/boot/dts/qcom/sdx75.dtsi +++ b/arch/arm64/boot/dts/qcom/sdx75.dtsi @@ -1037,6 +1037,8 @@ usb_dwc3: usb@a600000 { iommus = <&apps_smmu 0x80 0x0>; snps,dis_u2_susphy_quirk; snps,dis_enblslpm_quirk; + snps,dis-u1-entry-quirk; + snps,dis-u2-entry-quirk; phys = <&usb_hsphy>, <&usb_qmpphy>; phy-names = "usb2-phy",
Disable U1 and U2 power-saving states to improve stability of USB. These low-power link states, designed to reduce power consumption during idle periods, can cause issues in latency-sensitive or high throughput use cases. Over the years, some of the issues seen are as follows: 1. In device mode of operation, when UVC is active, enabling U1/U2 is sometimes causing packets drops due to delay in entry/exit of intermittent these low power states. These packet drops are often reflected as missed isochronous transfers, as the controller wasn't able to send packet in that microframe interval and hence glitches are seen on the final transmitted video output. 2. On older targets like SM8150/SM8250/SM8350, there have been throughput issues seen during tethering use cases. 3. On targets like SDX75, intermittent disconnects were observed with certain cables due to impedence variations. Disabling these intermittent power states enhances device stability without affecting power usage. Signed-off-by: Prashanth K <quic_prashk@quicinc.com> --- arch/arm64/boot/dts/qcom/sdx75.dtsi | 2 ++ 1 file changed, 2 insertions(+)