From patchwork Fri Dec 2 10:17:20 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 86265 Delivered-To: patch@linaro.org Received: by 10.182.112.6 with SMTP id im6csp231758obb; Fri, 2 Dec 2016 02:19:36 -0800 (PST) X-Received: by 10.84.215.158 with SMTP id l30mr94308638pli.132.1480673976591; Fri, 02 Dec 2016 02:19:36 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id e11si4491741plj.306.2016.12.02.02.19.36; Fri, 02 Dec 2016 02:19:36 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933567AbcLBKTS (ORCPT + 25 others); Fri, 2 Dec 2016 05:19:18 -0500 Received: from mail-wj0-f176.google.com ([209.85.210.176]:36731 "EHLO mail-wj0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759554AbcLBKRt (ORCPT ); Fri, 2 Dec 2016 05:17:49 -0500 Received: by mail-wj0-f176.google.com with SMTP id qp4so227986189wjc.3 for ; Fri, 02 Dec 2016 02:17:48 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=naXfe0NKC/Bs6m8ymv68ub4xdYkldeY70rYvQsAHu8M=; b=dHzyKtUoRL1cgIY/645gX0vrOv4z4lTJ+7m6f/xbRmis5th0Qsih5/4HxRAC4dI1el 1sfNxL0/t756KQBG6tpgXo3aKfUChN+Cgv0HX43EAZnCmtIC+xdx5VP4f5bH6z3vkVKr jbhbLPOJfo6u311KibdaVAYQTZTxThbM6cUY8= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=naXfe0NKC/Bs6m8ymv68ub4xdYkldeY70rYvQsAHu8M=; b=VJzMy+t2/+WaKJX4GPtg0IsNKrJtUfTJfRgy5LO7xBU0MkUfGX93F6RETZCcld8PQQ XEXgrO/OO75qu2tl26dntERnJH+D+ZpEKtT3eQwCjcGIcVi8Q3QCKgaaEJAkynDCRTKQ CAPDOtnb7uiwdGYmMkut7sEh0Lmc/RLPtgNmMsiXvsNVRR+ZTT0BXJGQJTVcnxr8sGOR 30nAcfe+vgzCehqCT2vcApGFtR8NkV0BJuntSSbUpSIN8m/azn6b6792dEjNGhiWUZ+i bk2qSa5c7mSd8Xz3rsu/LHPkDH2d+AEg53GCWrItvQrjuTrSgAPPckqdHYLfbYxsNL6j lGeQ== X-Gm-Message-State: AKaTC00iek/lToXwzf3t5EQvCbiyqTcCiZyzWSUyMHIrVU8U0URvWxrOYUFdbeagPyd0UvAF X-Received: by 10.194.86.34 with SMTP id m2mr37592408wjz.173.1480673868020; Fri, 02 Dec 2016 02:17:48 -0800 (PST) Received: from lmenx321.st.com. (lya72-2-88-175-155-153.fbx.proxad.net. [88.175.155.153]) by smtp.gmail.com with ESMTPSA id c133sm2422503wme.12.2016.12.02.02.17.46 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 02 Dec 2016 02:17:47 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, linux-iio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: fabrice.gasnier@st.com, gerald.baeza@st.com, arnaud.pouliquen@st.com, linus.walleij@linaro.org, linaro-kernel@lists.linaro.org, benjamin.gaignard@linaro.org, Benjamin Gaignard Subject: [PATCH v3 5/7] IIO: add bindings for stm32 timer trigger driver Date: Fri, 2 Dec 2016 11:17:20 +0100 Message-Id: <1480673842-20804-6-git-send-email-benjamin.gaignard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1480673842-20804-1-git-send-email-benjamin.gaignard@st.com> References: <1480673842-20804-1-git-send-email-benjamin.gaignard@st.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Define bindings for stm32 timer trigger version 3: - change file name - add cross reference with mfd bindings version 2: - only keep one compatible - add DT parameters to set lists of the triggers: one list describe the triggers created by the device another one give the triggers accepted by the device Signed-off-by: Benjamin Gaignard --- .../bindings/iio/timer/stm32-timer-trigger.txt | 39 ++++++++++++++++++++++ 1 file changed, 39 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt -- 1.9.1 diff --git a/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt b/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt new file mode 100644 index 0000000..858816d --- /dev/null +++ b/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt @@ -0,0 +1,39 @@ +timer trigger bindings for STM32 + +Must be a sub-node of STM32 general purpose timer driver +Parent node properties are describe in ../mfd/stm32-general-purpose-timer.txt + +Required parameters: +- compatible: must be "st,stm32-iio-timer" +- interrupts: Interrupt for this device + See ../interrupt-controller/st,stm32-exti.txt + +Optional parameters: +- st,input-triggers-names: List of the possible input triggers for + the device +- st,output-triggers-names: List of the possible output triggers for + the device + +Possible triggers are defined in include/dt-bindings/iio/timer/st,stm32-timer-trigger.h + +Example: + gptimer1: gptimer1@40010000 { + compatible = "st,stm32-gptimer"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 160>; + clock-names = "clk_int"; + + timer1@0 { + compatible = "st,stm32-timer-trigger"; + interrupts = <27>; + st,input-triggers-names = TIM5_TRGO, + TIM2_TRGO, + TIM4_TRGO, + TIM3_TRGO; + st,output-triggers-names = TIM1_TRGO, + TIM1_CH1, + TIM1_CH2, + TIM1_CH3, + TIM1_CH4; + }; + };