Message ID | 20250224171444.440135-6-richard.henderson@linaro.org |
---|---|
State | New |
Headers | show
Delivered-To: patch@linaro.org Received: by 2002:a5d:47cf:0:b0:38f:210b:807b with SMTP id o15csp1660142wrc; Mon, 24 Feb 2025 09:18:38 -0800 (PST) X-Forwarded-Encrypted: i=2; AJvYcCX0AWqpqkxVP5hVsnI+UBvza6281iNTMbp41n3WVqwnSUo3YDsAodPVN1EfxGI9bJLYu6hfVw==@linaro.org X-Google-Smtp-Source: AGHT+IGZMvMMFAou3NBfvPGwV3JZl/TU4l9zE1vKujJdrPdg+qFFcRPUxVeDy5/VkM4vrRaPhCmk X-Received: by 2002:ac8:5793:0:b0:471:ef27:a313 with SMTP id d75a77b69052e-4737722803amr355701cf.23.1740417518391; Mon, 24 Feb 2025 09:18:38 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1740417518; cv=none; d=google.com; s=arc-20240605; b=e0b/OeJtewaZzTJZlSYHmtPivKxBpKrXW5wR8qiKZ6d3kRt2xbPcm9rcwqZqGi5MDr +IdoUqSzn4hEXjfYBWH2qzcBFkMQtmyk7kmY+xBSvHeMBHOAdFoZrwlOkChXNXAk0oaU fijfNyblQ2Yw0CE8tO6I+M40e5O6prd7WJGTp7iyZpVrqVPpDSRDll4iKvbGoVOmb1Wj FY6VEmrqSPTEQtNbMnxjRtZnQKHM/DHWr72q3XU4pfwiTswGbT9UsvlbqsXjMWX6/AlP IuyuNyomUwWeHTIc5zYmiYgGWYqjXhSBw0qtWeW6fPip9JVW0RZ/E1tzfGLIzaQLG4/s +1ZQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20240605; h=sender:errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature; bh=s2HaYqJT69Ht9+zo6HYnPhOTRdY5KEIxgJgRpsxEoW4=; fh=2uesxoqJjyRqtkk3yTfcnBSFtAUtxw8KzQZeBUAogpM=; b=UEq+Z4n/RMRktG53bWBz/CzRYFGOpY6WxhmQrAmSIE5Tsg16e6xcWK6oFqSvuSeVQY uMQPfXQru57SX6Bm5v80TENS8HaX32KXRJ6pfRtLWSFXgeehS4IT8RRGlvU5D2wg6jTD QKdpgHFjIWpEqFV83NQDcZR9WRNCZN7wSJPdhT49I5ZYp+E3sdEs0+MCQSSmxvb8NqHr zoDwQmLkXFP7cqd8/YxYBk7nbGBDbiudYozIqEbGTcCAsbjT16xha2mEWDJdKhqsbEiA 9+GqyIRtwPEU1UAHcAJJumItfeCNJY8cdQE65JfbY2XgQkkfdmX0DI6/ZHSTPVOQMrBz mI/g==; dara=google.com ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iuH5gg79; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Return-Path: <qemu-devel-bounces+patch=linaro.org@nongnu.org> Received: from lists.gnu.org (lists.gnu.org. [209.51.188.17]) by mx.google.com with ESMTPS id d75a77b69052e-471fd953832si124859941cf.257.2025.02.24.09.18.38 for <patch@linaro.org> (version=TLS1_2 cipher=ECDHE-ECDSA-CHACHA20-POLY1305 bits=256/256); Mon, 24 Feb 2025 09:18:38 -0800 (PST) Received-SPF: pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) client-ip=209.51.188.17; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=iuH5gg79; spf=pass (google.com: domain of qemu-devel-bounces+patch=linaro.org@nongnu.org designates 209.51.188.17 as permitted sender) smtp.mailfrom="qemu-devel-bounces+patch=linaro.org@nongnu.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org; dara=neutral header.i=@linaro.org Received: from localhost ([::1] helo=lists1p.gnu.org) by lists.gnu.org with esmtp (Exim 4.90_1) (envelope-from <qemu-devel-bounces@nongnu.org>) id 1tmc2p-0006vt-1w; Mon, 24 Feb 2025 12:15:03 -0500 Received: from eggs.gnu.org ([2001:470:142:3::10]) by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>) id 1tmc2j-0006uF-2t for qemu-devel@nongnu.org; Mon, 24 Feb 2025 12:14:58 -0500 Received: from mail-pl1-x62d.google.com ([2607:f8b0:4864:20::62d]) by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128) (Exim 4.90_1) (envelope-from <richard.henderson@linaro.org>) id 1tmc2h-0005YM-KP for qemu-devel@nongnu.org; Mon, 24 Feb 2025 12:14:56 -0500 Received: by mail-pl1-x62d.google.com with SMTP id d9443c01a7336-220c4159f87so65443935ad.0 for <qemu-devel@nongnu.org>; Mon, 24 Feb 2025 09:14:55 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1740417294; x=1741022094; darn=nongnu.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=s2HaYqJT69Ht9+zo6HYnPhOTRdY5KEIxgJgRpsxEoW4=; b=iuH5gg791w59iR7fPMWM0ur6bvVRAG1nOJOmgDHkoeYlVtzjHDQRuCcSJQkrifO/Wa TgIJWYBm2tsBHreh7lIafe0QPpdrYHRsTCjcN/bylMarXJnbW/8hSzv90LohfbWwDWzS krFLflNE/VIsXD/8XkySlMofyY/XK8b6aSwvCk7EW1yY+4/G2ctJXjWJ+0PrbVVAd+7a ySBC5gjZWpbdIEY/TypCgdGr5u06bLO2Yi0jJIH3M/gUjnDcmKiKcIzI9zqwHJBCGsYy XMqWOXs2zsqnlIiR8yWuT6x6C84j8ZsAxQpmmlB1ee/EQtvnJr6tOxFHNeSC/CxRQ/HT 03mw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1740417294; x=1741022094; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=s2HaYqJT69Ht9+zo6HYnPhOTRdY5KEIxgJgRpsxEoW4=; b=NFj8jP9YnB3z/KU0519mPIuHoPA0rvgGFUtJeb037bTqTJAowKsiIgraYtdqPfPxr+ k8pmH8VNTs+rv5x3q0psmJ+rW45lsuGcZQKrtHrN6qWpssGpRhoT3BL5qaXrZMUxRneh oF11eY4IClk+hqfraJQlJAcoirJZSebx3A02hP85i4Q0RFOxo2ug9S9RWMzFY7wSUKC6 mieiz8G9HfikmHVE1i5Ge5qHePVBXK0dmobdL2ODbAe/SUhdtd1yQ/B1d2qYZ+JArzYM 2V0QlmDkPt7lLzNy3iPtPcT4cCmZ2vv2CaP0bTkgGOm7IZSIgB6mko6WzgDzhNXpPAOu vKEA== X-Gm-Message-State: AOJu0Yw3kcSZbWFum+2uiHyGkoLC60aiL/ez9QltSQyqJB0Xw6apXGQf eBz+YV5gNkhEfqIf93DniHGp6/g6EdEocLo5EHEj09L7e3bmKiD8exFeMgz+y2o5KQmSudHeXrl J X-Gm-Gg: ASbGncv1YxynHjIicnu5IZ5KyBvA3q+nFGg58bJWhvb73rUSEdXlaZmBS62oIB0O46E 4a8JDabI0G93tXyGHD7nVFKg9QnxtcCi7+ybI+5WWDYTALvJCTQSQgjS0kskwfenfOX7Vh7ZmMW rdBACmHEWx/mSGHN6hjfzGckVgdQE1C3xd579qP2rdc08AsDtxkz6MEemolObByAu8v6T2MaGbP T2bUCHoc+4NmBpAQYbT4MVJc+gF0qGScNCSYoydkxfxTSwOk34+7zQKwi9wKv2G3pCXj9ysx05x uMmx/Pyid9TzevJsMdY+/O2FeV8SQpzKLA8= X-Received: by 2002:a05:6a00:a01:b0:734:b8f:a425 with SMTP id d2e1a72fcca58-73426d9884amr21047313b3a.23.1740417294407; Mon, 24 Feb 2025 09:14:54 -0800 (PST) Received: from stoup.. ([2607:fb90:c9e2:d7e3:c85c:d4f0:c8b8:8fa7]) by smtp.gmail.com with ESMTPSA id d2e1a72fcca58-732425466besm20580780b3a.9.2025.02.24.09.14.53 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Mon, 24 Feb 2025 09:14:54 -0800 (PST) From: Richard Henderson <richard.henderson@linaro.org> To: qemu-devel@nongnu.org Cc: laurent@vivier.eu Subject: [PATCH v4 05/24] target/m68k: Update FPSR for FMOVECR Date: Mon, 24 Feb 2025 09:14:25 -0800 Message-ID: <20250224171444.440135-6-richard.henderson@linaro.org> X-Mailer: git-send-email 2.43.0 In-Reply-To: <20250224171444.440135-1-richard.henderson@linaro.org> References: <20250224171444.440135-1-richard.henderson@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Received-SPF: pass client-ip=2607:f8b0:4864:20::62d; envelope-from=richard.henderson@linaro.org; helo=mail-pl1-x62d.google.com X-Spam_score_int: -20 X-Spam_score: -2.1 X-Spam_bar: -- X-Spam_report: (-2.1 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1, RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no X-Spam_action: no action X-BeenThere: qemu-devel@nongnu.org X-Mailman-Version: 2.1.29 Precedence: list List-Id: <qemu-devel.nongnu.org> List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe> List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel> List-Post: <mailto:qemu-devel@nongnu.org> List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help> List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>, <mailto:qemu-devel-request@nongnu.org?subject=subscribe> Errors-To: qemu-devel-bounces+patch=linaro.org@nongnu.org Sender: qemu-devel-bounces+patch=linaro.org@nongnu.org |
Series |
target/m68k: fpu improvements
|
expand
|
diff --git a/target/m68k/fpu_helper.c b/target/m68k/fpu_helper.c index 206ceeba16..2fa0752277 100644 --- a/target/m68k/fpu_helper.c +++ b/target/m68k/fpu_helper.c @@ -426,6 +426,7 @@ void HELPER(ftst)(CPUM68KState *env, FPReg *val) void HELPER(fconst)(CPUM68KState *env, FPReg *val, uint32_t offset) { val->d = fpu_rom[offset]; + HELPER(ftst)(env, val); } typedef int (*float_access)(CPUM68KState *env, uint32_t addr, FPReg *fp,
This instruction sets CC and EXC bits just like any other. So far we do not properly emulate inexact for the various rom entries, but we can certainly update CC correctly. Signed-off-by: Richard Henderson <richard.henderson@linaro.org> --- target/m68k/fpu_helper.c | 1 + 1 file changed, 1 insertion(+)