From patchwork Tue Dec 6 12:38:47 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Benjamin Gaignard X-Patchwork-Id: 86799 Delivered-To: patch@linaro.org Received: by 10.182.112.6 with SMTP id im6csp2258860obb; Tue, 6 Dec 2016 04:40:26 -0800 (PST) X-Received: by 10.84.192.131 with SMTP id c3mr137867411pld.149.1481028026065; Tue, 06 Dec 2016 04:40:26 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id m3si19307036pld.337.2016.12.06.04.40.25; Tue, 06 Dec 2016 04:40:26 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=devicetree-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751471AbcLFMkW (ORCPT + 7 others); Tue, 6 Dec 2016 07:40:22 -0500 Received: from mail-wj0-f170.google.com ([209.85.210.170]:34350 "EHLO mail-wj0-f170.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752583AbcLFMkK (ORCPT ); Tue, 6 Dec 2016 07:40:10 -0500 Received: by mail-wj0-f170.google.com with SMTP id tg4so63883320wjb.1 for ; Tue, 06 Dec 2016 04:39:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=LJdxgepjxzuro8siioi9ZpvTik4krfb0q9ySFD1Ez6k=; b=ZYE9YB+3UeB5owLY8hLUogl/qC2AFmA2la8dycYfT9ZFaLDDWpZIfmkjylBKQup6Ye I4ND4pz5UhHkbLqDRZfmt52Yzkot9sSWc+zD3YaW4hs6H6Khw2gCUnajVagFxnANLxgd Qej2cLciTK7r15J6iveXpTmTk3Ht8d+VIW+RE= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=LJdxgepjxzuro8siioi9ZpvTik4krfb0q9ySFD1Ez6k=; b=LTSEdRYslyakv0mDjecl2S5ZV3Gv8CqvXmv97tIl6CC/oZ+PBJyIU5TcxdTVH0wEZ+ p22iVOasxN2587zk8zU8HWOoY6wUaAE04Vd3VeCNNXOVxB7VPMD/I+2aW69x46WjIILP 2lCQMtBb18TCWwEzt2u3NGuuz6eDlRZ5aaRhyOjJO1YIlpStYdTmrtEBWJPAyEofch4C WU3mPtgr8JNDdsODx/FJJRWxAhZBNT/t+EYFKI4T9oDKHvPQb+uajEFtqQkKbuh4yRDI N/158y9bpz2gpqc6bFr0n4sA3Pgaxko+Tt96Ueb/2e6PIvau9bMITh00+5yslXW8JqIM PSGw== X-Gm-Message-State: AKaTC03RW82xNCbANZEGV/JYmUuFbq5GcjXr6blW9SNxujFfp6z27FtJ10Dg66hflrNY7QM0 X-Received: by 10.194.21.35 with SMTP id s3mr53527467wje.192.1481027998081; Tue, 06 Dec 2016 04:39:58 -0800 (PST) Received: from lmenx321.st.com. ([80.215.93.98]) by smtp.gmail.com with ESMTPSA id k2sm25598089wjv.11.2016.12.06.04.39.55 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 06 Dec 2016 04:39:57 -0800 (PST) From: Benjamin Gaignard X-Google-Original-From: Benjamin Gaignard To: lee.jones@linaro.org, robh+dt@kernel.org, mark.rutland@arm.com, alexandre.torgue@st.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, jic23@kernel.org, knaack.h@gmx.de, lars@metafoo.de, pmeerw@pmeerw.net, linux-iio@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: fabrice.gasnier@st.com, gerald.baeza@st.com, arnaud.pouliquen@st.com, linus.walleij@linaro.org, linaro-kernel@lists.linaro.org, benjamin.gaignard@linaro.org, Benjamin Gaignard Subject: [PATCH v4 5/7] IIO: add bindings for STM32 timer trigger driver Date: Tue, 6 Dec 2016 13:38:47 +0100 Message-Id: <1481027929-13704-6-git-send-email-benjamin.gaignard@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1481027929-13704-1-git-send-email-benjamin.gaignard@st.com> References: <1481027929-13704-1-git-send-email-benjamin.gaignard@st.com> Sender: devicetree-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: devicetree@vger.kernel.org Define bindings for STM32 timer trigger version 4: - remove triggers enumeration from DT - add reg parameter version 3: - change file name - add cross reference with mfd bindings version 2: - only keep one compatible - add DT parameters to set lists of the triggers: one list describe the triggers created by the device another one give the triggers accepted by the device Signed-off-by: Benjamin Gaignard --- .../bindings/iio/timer/stm32-timer-trigger.txt | 23 ++++++++++++++++++++++ 1 file changed, 23 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt -- 1.9.1 -- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt b/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt new file mode 100644 index 0000000..fbaeba9 --- /dev/null +++ b/Documentation/devicetree/bindings/iio/timer/stm32-timer-trigger.txt @@ -0,0 +1,23 @@ +STMicroelectronics STM32 General Purpose Timer IIO timer bindings + +Must be a sub-node of an STM32 General Purpose Timer device tree node. +See ../mfd/stm32-general-purpose-timer.txt for details about the parent node. + +Required parameters: +- compatible: Must be "st,stm32-timer-trigger". +- reg: Define triggers configuration of the hardware IP. + +Example: + gptimer@40010000 { + #address-cells = <1>; + #size-cells = <0>; + compatible = "st,stm32-gptimer"; + reg = <0x40010000 0x400>; + clocks = <&rcc 0 160>; + clock-names = "clk_int"; + + timer@0 { + compatible = "st,stm32-timer-trigger"; + reg = <0>; + }; + };