Toggle navigation
Patchwork
Patches credited to richard.henderson@linaro.org
Login
Register
Mail settings
Current Team Memberships
team-tcwg
Show patches with
: State =
Action Required
| Archived =
No
| 5736 patches
Series
Submitter
State
any
Action Required
New
Under Review
Accepted
Rejected
RFC
Not Applicable
Changes Requested
Awaiting Upstream
Superseded
Deferred
Search
Archived
No
Yes
Both
Apply
«
1
2
...
4
5
6
…
57
58
»
▾
Patch
Series
S/W/F
Date
Submitter
Delegate
State
[4/5] target/i386: Remove default in cc_op_live
target/i386: CCOp cleanups
-
-
-
2024-07-01
Richard Henderson
New
[3/5] target/i386: Rearrange CCOp
target/i386: CCOp cleanups
-
-
-
2024-07-01
Richard Henderson
New
[2/5] target/i386: Convert cc_op_live to a function
target/i386: CCOp cleanups
-
-
-
2024-07-01
Richard Henderson
New
[v4,11/14] tests/tcg/arm: Manually register allocate half-precision numbers
test/tcg: Clang build fixes for arm/aarch64
-
-
-
2024-06-30
Richard Henderson
New
[v4,08/14] tests/tcg/arm: Fix fcvt result messages
test/tcg: Clang build fixes for arm/aarch64
-
-
-
2024-06-30
Richard Henderson
New
[v4,06/14] tests/tcg/aarch64: Do not use x constraint
test/tcg: Clang build fixes for arm/aarch64
-
-
-
2024-06-30
Richard Henderson
New
[v4,05/14] tests/tcg/aarch64: Fix irg operand type
test/tcg: Clang build fixes for arm/aarch64
-
-
-
2024-06-30
Richard Henderson
New
[v4,04/14] tests/tcg/aarch64: Explicitly specify register width
test/tcg: Clang build fixes for arm/aarch64
-
-
-
2024-06-30
Richard Henderson
New
[2/3] target/i386/sev: Use size_t for object sizes
target/i386/sev: Fix 32-bit host build issues
-
-
-
2024-06-26
Richard Henderson
New
[1/3] target/i386/sev: Cast id_auth_uaddr through uintptr_t
target/i386/sev: Fix 32-bit host build issues
-
-
-
2024-06-26
Richard Henderson
New
[v2,10/13] target/arm: Add data argument to do_fp3_vector
target/arm: AdvSIMD conversion, part 2
-
-
-
2024-06-25
Richard Henderson
New
[v2,03/13] target/arm: Fix FJCVTZS vs flush-to-zero
target/arm: AdvSIMD conversion, part 2
-
-
-
2024-06-25
Richard Henderson
New
[PULL,24/24] tcg/loongarch64: Fix tcg_out_movi vs some pcrel pointers
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,21/24] accel/tcg: Fix typo causing tb->page_addr[1] to not be recorded
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,19/24] util/bufferiszero: Split out host include files
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,18/24] tcg/loongarch64: Enable v256 with LASX
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,17/24] tcg/loongarch64: Support LASX in tcg_out_vec_op
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,16/24] tcg/loongarch64: Split out vdvjukN in tcg_out_vec_op
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,05/24] util/loongarch64: Detect LASX vector support
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,04/24] tcg/loongarch64: Support TCG_TYPE_V64
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
[PULL,01/24] tcg/loongarch64: Import LASX, FP insns
-
-
-
2024-06-19
Richard Henderson
New
[PULL,00/24] tcg patch queue
-
-
-
2024-06-19
Richard Henderson
New
[3/3] target/i386: Reorg push/pop within seg_helper.c
target/i386: Reorg push/pop within seg_helper.c
-
-
-
2024-06-17
Richard Henderson
New
[1/3] target/i386: Introduce x86_mmu_index_{kernel_,}pl
target/i386: Reorg push/pop within seg_helper.c
-
-
-
2024-06-17
Richard Henderson
New
[v2,9/9] target/arm: Implement TCGCPUOps for plugin register reads
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,8/9] target/arm: Add aarch64_tcg_ops
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,7/9] target/i386: Implement TCGCPUOps for plugin register reads
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,6/9] target/i386: Introduce cpu_compute_eflags_ccop
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,5/9] target/i386: Split out gdb-internal.h
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,4/9] plugins: Introduce TCGCPUOps callbacks for mid-tb register reads
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,3/9] accel/tcg: Return the TranslationBlock from cpu_unwind_state_data
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,2/9] accel/tcg: Set CPUState.plugin_ra before all plugin callbacks
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
[v2,1/9] tcg: Introduce INDEX_op_plugin_pc
plugins: Use unwind info for special gdb registers
-
-
-
2024-06-06
Richard Henderson
New
accel/tcg/plugin: Fix inject_mem_cb rw masking
accel/tcg/plugin: Fix inject_mem_cb rw masking
-
-
-
2024-06-05
Richard Henderson
New
[v2,10/10] target/s390x: Enable CF_PCREL
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,09/10] target/s390x: Assert masking of psw.addr in cpu_get_tb_cpu_state
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,08/10] target/s390x: Use ilen instead in branches
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,07/10] target/s390x: Use gen_psw_addr_disp in op_sam
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,06/10] target/s390x: Use deposit in save_link_info
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,05/10] target/s390x: Use gen_psw_addr_disp in save_link_info
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,04/10] target/s390x: Use gen_psw_addr_disp in pc_to_link_info
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,03/10] target/s390x: Remove pc argument to pc_to_link_into
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,02/10] target/s390x: Introduce gen_psw_addr_disp
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[v2,01/10] target/s390x: Change help_goto_direct to work on displacements
target/s390x: pc-relative translation
-
-
-
2024-06-05
Richard Henderson
New
[PULL,08/16] hw/dma/pl330: Use qemu_hexdump_line to avoid sprintf
[PULL,01/16] util/hexdump: Use a GString for qemu_hexdump_line
-
-
-
2024-06-05
Richard Henderson
New
[PULL,02/16] util/hexdump: Add unit_len and block_len to qemu_hexdump_line
[PULL,01/16] util/hexdump: Use a GString for qemu_hexdump_line
-
-
-
2024-06-05
Richard Henderson
New
[PULL,01/16] util/hexdump: Use a GString for qemu_hexdump_line
[PULL,01/16] util/hexdump: Use a GString for qemu_hexdump_line
-
-
-
2024-06-05
Richard Henderson
New
[PULL,00/16] sprintf fixes
-
-
-
2024-06-05
Richard Henderson
New
[PULL,29/38] target/sparc: Implement IMA extension
[PULL,01/38] linux-user: Add ioctl for BLKBSZSET
-
-
-
2024-06-05
Richard Henderson
New
[PULL,22/38] target/sparc: Implement LDXEFSR
[PULL,01/38] linux-user: Add ioctl for BLKBSZSET
-
-
-
2024-06-05
Richard Henderson
New
[PULL,16/38] target/sparc: Implement FLCMP
[PULL,01/38] linux-user: Add ioctl for BLKBSZSET
-
-
-
2024-06-05
Richard Henderson
New
[PULL,15/38] target/sparc: Implement FHADD, FHSUB, FNHADD, FNADD, FNMUL
[PULL,01/38] linux-user: Add ioctl for BLKBSZSET
-
-
-
2024-06-05
Richard Henderson
New
[PULL,10/38] target/sparc: Implement FMAf extension
[PULL,01/38] linux-user: Add ioctl for BLKBSZSET
-
-
-
2024-06-05
Richard Henderson
New
[PULL,03/38] target/sparc: Rewrite gen_edge
[PULL,01/38] linux-user: Add ioctl for BLKBSZSET
-
-
-
2024-06-05
Richard Henderson
New
[PULL,00/38] sparc + linux-user patch queue
-
-
-
2024-06-05
Richard Henderson
New
[RISU] risugen/arm: Refine prefetch and memory hintspace patterns
[RISU] risugen/arm: Refine prefetch and memory hintspace patterns
-
-
-
2024-05-29
Richard Henderson
New
[v3,30/33] target/arm: Tidy SQDMULH, SQRDMULH (vector)
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,22/33] target/arm: Convert SHSUB, UHSUB to gvec
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,20/33] target/arm: Convert SHADD, UHADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,14/33] target/arm: Convert SQRSHL and UQRSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,12/33] target/arm: Convert SQSHL and UQSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,10/33] target/arm: Convert SRSHL and URSHL (register) to gvec
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,06/33] target/arm: Inline scalar SQADD, UQADD, SQSUB, UQSUB
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,05/33] target/arm: Inline scalar SUQADD and USQADD
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,04/33] target/arm: Convert SUQADD and USQADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[v3,01/33] target/arm: Diagnose UNPREDICTABLE operands to PLD, PLDW, PLI
target/arm: Convert a64 advsimd to decodetree (part 1b)
-
-
-
2024-05-28
Richard Henderson
New
[18/18] tcg/loongarch64: Enable v256 with LASX
tcg/loongarch64: Support v64 and v256
-
-
-
2024-05-27
Richard Henderson
New
[PULL,28/28] target/i386: Pass host pointer and size to cpu_x86_{xsave, xrstor}
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,27/28] target/i386: Pass host pointer and size to cpu_x86_{fxsave, fxrstor}
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,26/28] target/i386: Pass host pointer and size to cpu_x86_{fsave, frstor}
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,24/28] target/i386: Convert do_xsave to X86Access
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,22/28] linux-user/i386: Fix allocation and alignment of fp state
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,20/28] linux-user/i386: Return boolean success from restore_sigcontext
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,13/28] target/i386: Add rbfm argument to cpu_x86_{xsave, xrstor}
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,09/28] tagret/i386: Convert do_fxsave, do_fxrstor to X86Access
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,06/28] target/i386: Convert do_fsave, do_frstor to X86Access
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,01/28] target/i386: Add tcg/access.[ch]
[PULL,01/28] target/i386: Add tcg/access.[ch]
-
-
-
2024-05-27
Richard Henderson
New
[PULL,00/28] linux-user patch queue
-
-
-
2024-05-27
Richard Henderson
New
target/arm: Disable SVE extensions when SVE is disabled
target/arm: Disable SVE extensions when SVE is disabled
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,13/13] sparc64: Add VIS4 instructions
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,12/13] sparc64: Add IMA instructions
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,11/13] sparc64: Add VIS3 instructions
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,10/13] sparc64: Add VIS2 and FMAF insns
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,09/13] sparc64: Add VIS1 instructions
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,08/13] sparc64: Add a few logical insns
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,07/13] contrib/generate_all: Do not rely on ag
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,06/13] risugen: Add sparc64 support
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,05/13] risugen: Be explicit about print destinations
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,04/13] risu: Add initial sparc64 support
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,03/13] Introduce host_context_t
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,02/13] Build elf test cases instead of raw binaries
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
[RISU,v2,01/13] risu: Allow use of ELF test files
ELF and Sparc64 support
-
-
-
2024-05-26
Richard Henderson
New
sparc: Fix faligndatai assembly and disassembly
sparc: Fix faligndatai assembly and disassembly
-
-
-
2024-05-26
Richard Henderson
New
[v2,45/67] target/arm: Convert SRSHL, URSHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
[v2,43/67] target/arm: Convert SSHL, USHL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
[v2,38/67] target/arm: Convert SUQADD and USQADD to gvec
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
[v2,33/67] target/arm: Convert SMAXP, SMINP, UMAXP, UMINP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
[v2,29/67] target/arm: Convert FMAXP, FMINP, FMAXNMP, FMINNMP to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
[v2,22/67] target/arm: Expand vfp neg and abs inline
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
[v2,19/67] target/arm: Convert FADD, FSUB, FDIV, FMUL to decodetree
target/arm: Convert a64 advsimd to decodetree (part 1)
-
-
-
2024-05-24
Richard Henderson
New
«
1
2
...
4
5
6
…
57
58
»
Bundling
Create bundle: