From patchwork Mon Mar 20 13:11:04 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Chenhui Sun X-Patchwork-Id: 95528 Delivered-To: patch@linaro.org Received: by 10.182.3.34 with SMTP id 2csp1362979obz; Mon, 20 Mar 2017 06:15:01 -0700 (PDT) X-Received: by 10.107.58.131 with SMTP id h125mr29965242ioa.37.1490015701396; Mon, 20 Mar 2017 06:15:01 -0700 (PDT) Return-Path: Received: from lists.linaro.org (lists.linaro.org. [54.225.227.206]) by mx.google.com with ESMTP id j90si17735990ioi.119.2017.03.20.06.15.00; Mon, 20 Mar 2017 06:15:01 -0700 (PDT) Received-SPF: pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) client-ip=54.225.227.206; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) smtp.mailfrom=linaro-uefi-bounces@lists.linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 5B5C063E7F; Mon, 20 Mar 2017 13:15:00 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on ip-10-142-244-252 X-Spam-Level: X-Spam-Status: No, score=-1.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H2, URIBL_BLOCKED autolearn=disabled version=3.4.0 Received: from [127.0.0.1] (localhost [127.0.0.1]) by lists.linaro.org (Postfix) with ESMTP id 6650763E7A; Mon, 20 Mar 2017 13:14:55 +0000 (UTC) X-Original-To: linaro-uefi@lists.linaro.org Delivered-To: linaro-uefi@lists.linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 7786363E7A; Mon, 20 Mar 2017 13:14:53 +0000 (UTC) Received: from mail-pf0-f172.google.com (mail-pf0-f172.google.com [209.85.192.172]) by lists.linaro.org (Postfix) with ESMTPS id 79A0763E74 for ; Mon, 20 Mar 2017 13:14:50 +0000 (UTC) Received: by mail-pf0-f172.google.com with SMTP id e129so27014491pfh.0 for ; Mon, 20 Mar 2017 06:14:50 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=LeTB2TEFtSiOWGg6KAsNacCvhx1t6rGW+Jm/JceJyCg=; b=dCpsrPbkcQVaEuRvgJBVgjv5e4DAk7esTxydqMFQCLetdedcUqGsQX7ALWX/BMG99P BHdpacPno1cLYmQkNpQRbSn59SwjAnCBEbET0Lvj79WDkI801wLZgYn+M3cp1LXdTN9K 7GZa786jqqig9GCXNjrugzHV1cCDkoDLLNbbwuquiezfMdwiyYNsN/2WCU307yENJpK/ AjgfIC4Bx0hpmb4kIfvf0cfpgUhCwO8FIaZ9JMV9FbB+3H+1eP3/OQSAkJGD1jQdjzEa eg0wRNfhqGe/Z/cUmPrdSTwgdE4K/6xyaNnYtDhEMJWrslHxW+qAq3MdEV1GP0qGSeoX cJ8A== X-Gm-Message-State: AFeK/H22dwjcR8aJDqN8kSH6xVaCmbhLjmKGKwNF19fOayTScU8u4oIqRZg1foAuqiQxfLReA0I= X-Received: by 10.99.102.134 with SMTP id a128mr30499975pgc.215.1490015689605; Mon, 20 Mar 2017 06:14:49 -0700 (PDT) Received: from localhost.localdomain ([119.145.15.121]) by smtp.gmail.com with ESMTPSA id a62sm33573787pgc.60.2017.03.20.06.14.47 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 20 Mar 2017 06:14:49 -0700 (PDT) From: Chenhui Sun To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org Date: Mon, 20 Mar 2017 21:11:04 +0800 Message-Id: <1490015485-53685-1-git-send-email-chenhui.sun@linaro.org> X-Mailer: git-send-email 1.9.1 Cc: Chenhui Sun , sunchenhui@huawei.com, wanghuiqiang@huawei.com Subject: [Linaro-uefi] [Linaro-uefi v1 00/21] D02/D03 platforms bug fix X-BeenThere: linaro-uefi@lists.linaro.org X-Mailman-Version: 2.1.16 Precedence: list List-Id: List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: linaro-uefi-bounces@lists.linaro.org Sender: "Linaro-uefi" Code can also be found in inaro repo: http://git.linaro.org/people/heyi.guo/OpenPlatformPkg.git branch: rp-17.04-01 Mainly include * fix SCT test fail issue * fix luvOS test fail issue * support the compatibility of kernel PCIe driver * get the bmc boot option and put it to the first boot order (BdsEntry need to be modified synch) Chenhui Sun (7): Hisilicon: disable RC Option Rom Hisilicon: Add reconfig lane number feature Hisilicon D02/D03/D05: update uefi version to rock1.6 Hisilicon/D03/D05: Change Monotonic Driver D03: update acpi tables to ACPI6.1 D05: update acpi tables to ACPI6.1 D02: update acpi tables to ACPI6.1 hensonwang (1): Hisilicon/D03: support the compatibility of kernel PCIe driver huangming (2): Hisilicon/PciHostBridgeDxe: Assign BAR resource from PciRegionBase Hisilicon D03/D05: get boot option from BMC shaochangliang (2): Hisilicon/UpdateFdtDxe: fix memory overflow issue Hisilicon/PCIe: Fix the probability of I350 enumeration fail issue. wangyue (9): Hisilicon: Fix ACPI/DSDT table checksum error Hisilicon/D02: IORT test in luvOS test fail Hisilicon/D03: Fix IORT test in luvOS test fail Hisilicon/D05: Fix IORT test in luvOS test fail Hisilicon: Add Reset interface for block IO protocol Hisilicon: Fix SCT PCIBusSupportTest error Hisilicon/D05: support the compatibility of kernel PCIe driver Hisilicon: switch to generic watchdog driver Hisilicon: Fixed SCT MediaAccessTest\BlockIOProtocolTest issue Chips/Hisilicon/Drivers/AcpiPlatformDxe/EthMac.c | 22 + .../Drivers/FlashFvbDxe/FlashBlockIoDxe.c | 12 +- Chips/Hisilicon/Drivers/FlashFvbDxe/FlashFvbDxe.c | 14 +- .../Drivers/PciHostBridgeDxe/PciHostBridge.c | 29 +- .../Drivers/PciHostBridgeDxe/PciRootBridgeIo.c | 32 +- .../Hisilicon/Drivers/UpdateFdtDxe/UpdateFdtDxe.c | 2 +- .../Hi1610/Drivers/PcieInit1610/PcieInitLib.c | 166 +++++- .../Hisilicon/Hi1610/Hi1610AcpiTables/D03Iort.asl | 12 +- .../Hisilicon/Hi1610/Hi1610AcpiTables/D03Mcfg.aslc | 20 +- .../Hi1610/Hi1610AcpiTables/Dsdt/D03Pci.asl | 182 +++--- Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Facs.aslc | 8 +- Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Fadt.aslc | 39 +- Chips/Hisilicon/Hi1610/Hi1610AcpiTables/Gtdt.aslc | 30 +- .../Hi1610/Hi1610AcpiTables/MadtHi1610.aslc | 120 ++-- Chips/Hisilicon/Hi1616/D05AcpiTables/D05Iort.asl | 32 +- Chips/Hisilicon/Hi1616/D05AcpiTables/D05Mcfg.aslc | 2 +- Chips/Hisilicon/Hi1616/D05AcpiTables/D05Slit.aslc | 16 +- Chips/Hisilicon/Hi1616/D05AcpiTables/D05Spcr.aslc | 2 +- Chips/Hisilicon/Hi1616/D05AcpiTables/D05Srat.aslc | 152 ++--- .../Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl | 641 ++++++++++++++++----- Chips/Hisilicon/Hi1616/D05AcpiTables/Facs.aslc | 8 +- Chips/Hisilicon/Hi1616/D05AcpiTables/Fadt.aslc | 39 +- Chips/Hisilicon/Hi1616/D05AcpiTables/Gtdt.aslc | 42 +- .../Hisilicon/Hi1616/D05AcpiTables/MadtHi1616.aslc | 424 +++++++------- Chips/Hisilicon/Include/Library/AcpiNextLib.h | 28 +- Chips/Hisilicon/Include/Regs/HisiPcieV1RegOffset.h | 3 + .../Library/PlatformIntelBdsLib/IntelBdsPlatform.c | 310 ++++++++++ .../PlatformIntelBdsLib/PlatformIntelBdsLib.inf | 2 + Chips/Hisilicon/Pv660/Pv660AcpiTables/Dbg2.aslc | 8 +- Chips/Hisilicon/Pv660/Pv660AcpiTables/Facs.aslc | 8 +- Chips/Hisilicon/Pv660/Pv660AcpiTables/Fadt.aslc | 39 +- Chips/Hisilicon/Pv660/Pv660AcpiTables/Gtdt.aslc | 30 +- Chips/Hisilicon/Pv660/Pv660AcpiTables/Iort.asl | 8 +- Chips/Hisilicon/Pv660/Pv660AcpiTables/Madt.aslc | 126 ++-- Chips/Hisilicon/Pv660/Pv660AcpiTables/Mcfg.aslc | 20 +- Chips/Hisilicon/Pv660/Pv660AcpiTables/Spcr.aslc | 6 +- Drivers/Block/ramdisk/ramdisk.c | 30 +- Platforms/Hisilicon/D02/Pv660D02.dsc | 4 +- Platforms/Hisilicon/D02/Pv660D02.fdf | 2 +- Platforms/Hisilicon/D03/D03.dsc | 6 +- Platforms/Hisilicon/D03/D03.fdf | 4 +- Platforms/Hisilicon/D05/D05.dsc | 6 +- Platforms/Hisilicon/D05/D05.fdf | 4 +- 43 files changed, 1810 insertions(+), 880 deletions(-)