From patchwork Tue Sep 19 13:56:15 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: gary guo X-Patchwork-Id: 112993 Delivered-To: patch@linaro.org Received: by 10.140.106.117 with SMTP id d108csp4965806qgf; Tue, 19 Sep 2017 07:10:52 -0700 (PDT) X-Received: by 10.237.53.229 with SMTP id d34mr2099171qte.97.1505830252834; Tue, 19 Sep 2017 07:10:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1505830252; cv=none; d=google.com; s=arc-20160816; b=al8fCWnVgXvaTgYOqLld5ugJ2MF4zzHheMgOiD3wkfbKvKz1Vsyj6jcK6bb54Lr3v8 sjOeYO6rKhz3SyyHdpu82GwQpHl3pkaZ6/GtC0mxOjUZ6pYPnQpKoTO1b6KKAD0TqnBR FiY6jojI6Civyi53QYPk72o7lt0noNZM+YnjlLgYMZUfLxETMQKO3dbFPv0ROcv0yQhS 7qMYRovbZbvLYxTVQ2/64BYAHn6JcZt9+hIvq6wvjOQ+1k8s48rxstFrPdlnHbpxJgIh zmrnkQIdMZPd4LXBzBy+2YfxxMcHcyLL418OztZbsDg67KnrzLXv5J9EHsepJdEno7DN iysg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-archive:list-unsubscribe :list-id:precedence:subject:cc:references:in-reply-to:message-id :date:to:from:delivered-to:arc-authentication-results; bh=zLw7MYTswsuASx05vLY++36/nNGc09Hm5i1qMz63pj8=; b=nreUzyJ+gh0DCELeBNiyAao7DCmbTrVJuA2FywgjFH6zA3SuiwmvZtRGMmgGy3Zl4F mGaDLdjYj2hxWcn10niJZh3jc0yzytqw3xE+lXJ4eyBwI0IoduTQnJCZX3Y1CRcC2Chp 234DAHR3QGnP14LV8yK3CbmSxQmLWjLWp9YngTPnXZOvdsT9jzF8nWYvrlMNXey8HSUh eGaFWxUOZqKe5hJ2Z9c+sg9qANFm/uxtR6lknDQ3bHB1SuBATCMClkmlEiRI9LjqHM/p uhUqFl4MJbXJbVoneIj3w211FhN2DptbR0ombSyKh4QA++NGSc7tGz8xl/bM26D18maC Y31Q== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) smtp.mailfrom=linaro-uefi-bounces@lists.linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.linaro.org (lists.linaro.org. [54.225.227.206]) by mx.google.com with ESMTP id a30si9870277qtd.289.2017.09.19.07.10.52; Tue, 19 Sep 2017 07:10:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) client-ip=54.225.227.206; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linaro-uefi-bounces@lists.linaro.org designates 54.225.227.206 as permitted sender) smtp.mailfrom=linaro-uefi-bounces@lists.linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 698AE63E50; Tue, 19 Sep 2017 14:10:52 +0000 (UTC) X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on ip-10-142-244-252 X-Spam-Level: X-Spam-Status: No, score=-1.4 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_NONE, RCVD_IN_MSPIKE_H3, RCVD_IN_MSPIKE_WL, RCVD_IN_SORBS_SPAM, URIBL_BLOCKED autolearn=disabled version=3.4.0 Received: from [127.0.0.1] (localhost [127.0.0.1]) by lists.linaro.org (Postfix) with ESMTP id 848B162C6C; Tue, 19 Sep 2017 14:09:39 +0000 (UTC) X-Original-To: linaro-uefi@lists.linaro.org Delivered-To: linaro-uefi@lists.linaro.org Received: by lists.linaro.org (Postfix, from userid 109) id 4828062C5C; Tue, 19 Sep 2017 14:05:40 +0000 (UTC) Received: from mail-pg0-f45.google.com (mail-pg0-f45.google.com [74.125.83.45]) by lists.linaro.org (Postfix) with ESMTPS id D725362CE2 for ; Tue, 19 Sep 2017 14:05:17 +0000 (UTC) Received: by mail-pg0-f45.google.com with SMTP id i130so2057731pgc.3 for ; Tue, 19 Sep 2017 07:05:17 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=8YH+aS0iqAv8tAT2ZSRWEu9SWmQbSwSlQX7sbHwTeRU=; b=shA0zeYjUm1LmZ1GiYR2LN+1Cf/Dvy2LmcI8ItARbRie7sJvoZk1kD6kwv+VnPgEVB KAuCo3LGucBGauLZJTsFBhZjnqtiEfXcXPA8Rc/VopSXCqgT29bmLSxsWP1dISI70+OD RaPjiAK3VzKb+Y2Umbbj4T5ejgqbeNB5Xqm5dc1Zd51anTfFoyjU0j7DFTghcCzGtqAY YkxpC+yCexlWzIvjn+zgXQcVoiH7E8CdfxN43WH4ELUsmRhjKZFk5wjKDj6PstJ5hMgy sasdHTqiJTq0bue2dNXHBXG2SvQZf08j3hQm5Woc/zcNDpl53Pg7qeUGpRraCdWWG8pt PNug== X-Gm-Message-State: AHPjjUjAKz73MkZPaaLDJy9Z51HyyVDOZE6hRexvD25F3SqyHrJ7r+SZ 9Y3NB+MpY3PQnWk6XLRN5qhoZW3fC3Lfpw== X-Google-Smtp-Source: AOwi7QCEvK0XL2wIJGm07Ub8AkxmiMxyFyHSufG2toAGOELptYoH4RBsfnr+M5OE83Tj7EIZmJOfPA== X-Received: by 10.99.9.65 with SMTP id 62mr1408112pgj.395.1505829917151; Tue, 19 Sep 2017 07:05:17 -0700 (PDT) Received: from localhost.localdomain ([119.145.15.121]) by smtp.gmail.com with ESMTPSA id 13sm4390439pfm.138.2017.09.19.07.05.14 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 19 Sep 2017 07:05:16 -0700 (PDT) From: Heyi Guo To: leif.lindholm@linaro.org, linaro-uefi@lists.linaro.org, graeme.gregory@linaro.org Date: Tue, 19 Sep 2017 21:56:15 +0800 Message-Id: <1505829398-52214-10-git-send-email-heyi.guo@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1505829398-52214-1-git-send-email-heyi.guo@linaro.org> References: <1505829398-52214-1-git-send-email-heyi.guo@linaro.org> Cc: guoheyi@huawei.com, huangming23@huawei.com, zhangjinsong2@huawei.com, wanghuiqiang@huawei.com Subject: [Linaro-uefi] [linaro-uefi v1 09/32] D05/PCIe: Modify PcieRegionBase of secondary chip X-BeenThere: linaro-uefi@lists.linaro.org X-Mailman-Version: 2.1.16 Precedence: list List-Id: "For discussions about Linaro-related UEFI development. Not a substitute for edk2-devel." List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: linaro-uefi-bounces@lists.linaro.org Sender: "Linaro-uefi" From: huangming On D05 PCIe now, 2p NA PCIe2 and 2p NB PCIe0's pci domain addresses are 0x20000000 and 0x30000000 based. These addresses overlap with the DDR memory range 0-1G. In this situation, on the inbound direction, our pcie will drop the DDR address access that are located in the pci range window and lead to a dataflow error. Contributed-under: TianoCore Contribution Agreement 1.0 Signed-off-by: Ming Huang --- Chips/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl | 8 ++++---- Platforms/Hisilicon/D05/D05.dsc | 12 ++++++------ 2 files changed, 10 insertions(+), 10 deletions(-) diff --git a/Chips/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl b/Chips/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl index 79267e5..55c7f50 100644 --- a/Chips/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl +++ b/Chips/Hisilicon/Hi1616/D05AcpiTables/Dsdt/D05Pci.asl @@ -646,10 +646,10 @@ Scope(_SB) Cacheable, ReadWrite, 0x0, // Granularity - 0x20000000, // Min Base Address + 0x40000000, // Min Base Address 0xefffffff, // Max Base Address 0x65000000000, // Translate - 0xd0000000 // Length + 0xb0000000 // Length ) QWordIO ( ResourceProducer, @@ -766,10 +766,10 @@ Scope(_SB) Cacheable, ReadWrite, 0x0, // Granularity - 0x30000000, // Min Base Address + 0x40000000, // Min Base Address 0xefffffff, // Max Base Address 0x75000000000, // Translate - 0xc0000000 // Length + 0xb0000000 // Length ) QWordIO ( ResourceProducer, diff --git a/Platforms/Hisilicon/D05/D05.dsc b/Platforms/Hisilicon/D05/D05.dsc index 2fa0508..ffa1897 100644 --- a/Platforms/Hisilicon/D05/D05.dsc +++ b/Platforms/Hisilicon/D05/D05.dsc @@ -328,12 +328,12 @@ gHisiTokenSpaceGuid.PcdHb1Rb0PciRegionSize|0xbeffff gHisiTokenSpaceGuid.PcdHb1Rb1PciRegionBaseAddress|0x400a9400000 gHisiTokenSpaceGuid.PcdHb1Rb1PciRegionSize|0xbeffff - gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionBaseAddress|0x20000000 - gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionSize|0xcfffffff + gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionBaseAddress|0x40000000 + gHisiTokenSpaceGuid.PcdHb1Rb2PciRegionSize|0xafffffff gHisiTokenSpaceGuid.PcdHb1Rb3PciRegionBaseAddress|0x400ab400000 gHisiTokenSpaceGuid.PcdHb1Rb3PciRegionSize|0xbeffff - gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionBaseAddress|0x30000000 - gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionSize|0xbfffffff + gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionBaseAddress|0x40000000 + gHisiTokenSpaceGuid.PcdHb1Rb4PciRegionSize|0xafffffff gHisiTokenSpaceGuid.PcdHb1Rb5PciRegionBaseAddress|0x40000000 gHisiTokenSpaceGuid.PcdHb1Rb5PciRegionSize|0xafffffff gHisiTokenSpaceGuid.PcdHb1Rb6PciRegionBaseAddress|0x408aa400000 @@ -351,9 +351,9 @@ gHisiTokenSpaceGuid.PcdHb0Rb7CpuMemRegionBase|0x8B9800000 gHisiTokenSpaceGuid.PcdHb1Rb0CpuMemRegionBase|0x400A8400000 gHisiTokenSpaceGuid.PcdHb1Rb1CpuMemRegionBase|0x400A9400000 - gHisiTokenSpaceGuid.PcdHb1Rb2CpuMemRegionBase|0x65020000000 + gHisiTokenSpaceGuid.PcdHb1Rb2CpuMemRegionBase|0x65040000000 gHisiTokenSpaceGuid.PcdHb1Rb3CpuMemRegionBase|0x400AB400000 - gHisiTokenSpaceGuid.PcdHb1Rb4CpuMemRegionBase|0x75030000000 + gHisiTokenSpaceGuid.PcdHb1Rb4CpuMemRegionBase|0x75040000000 gHisiTokenSpaceGuid.PcdHb1Rb5CpuMemRegionBase|0x79040000000 gHisiTokenSpaceGuid.PcdHb1Rb6CpuMemRegionBase|0x408AA400000 gHisiTokenSpaceGuid.PcdHb1Rb7CpuMemRegionBase|0x408AB400000