From patchwork Thu Jun 22 07:38:36 2017 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bhupinder Thakur X-Patchwork-Id: 106159 Delivered-To: patch@linaro.org Received: by 10.140.91.2 with SMTP id y2csp2327080qgd; Thu, 22 Jun 2017 00:41:09 -0700 (PDT) X-Received: by 10.107.137.224 with SMTP id t93mr916414ioi.215.1498117269026; Thu, 22 Jun 2017 00:41:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1498117269; cv=none; d=google.com; s=arc-20160816; b=ZqP0h3MaJ/gEL+6PlCdbkbx5hSZRsncQUPJ44nuYpTZZ2qFRE+5DO7fSwav8MH34TY 4c+CfW9EU1leJ7NTWBQqJxSd8SS6cvr8SoBriGzCFDfel5VQlAfETkEdOfoFD1FFhqcm fQaqRt1DQky9gXQvaZoD7dfZmc/GlwaIJS7dFvDYkYgAwW64j3Fdgd1IKUA4nj0ba03/ YpIn3UUoVPtaHpsbNN038ONqEZg6NHfz68k9UVypx5aUQmFZcXsP4xKgj3NZM4eza2mi tc3kmgcNJwVhL6CiJJkz33eWuTeTD4EioTZfaxozyRfQOTWfk0HJhRydTNIF67lsoa+u 0o9g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=sender:errors-to:content-transfer-encoding:mime-version :list-subscribe:list-help:list-post:list-unsubscribe:list-id :precedence:subject:cc:references:in-reply-to:message-id:date:to :from:dkim-signature:arc-authentication-results; bh=K8MepCcWbaM1v7rUHMhIbWsr2ssUwnQcCfbsxoUIq5g=; b=rhZvgSn6mdmTwJoNf2n23MwXl6YrtA3Ec/pZQIQTcXJJVxbWMPRQveobxVWhXLEJTw CcnbRcLs9cjHqX/cExEKBeEWzaHIWbXt8rNYnsML02s+m6m6yrTe7rxImmLe5EWv4DS0 I7cXpqDbUFAbVb0YblSSHI/9iuV8oo4E5W7FJY4Ong8bJqTBnBxa9xZi9XztgWDvLHaH s7L/h5LfMarxc2ykAQiBBwbSFN2E78cXreIqBnZVOaoNg/UkXJIFpKHqvbgzB7l0JQZr ocn4K9nQrbKZ3pbFr81bbFsKIV6XhwIlY5vat6Rr1yFuzmAtA38rFzdUU7seZOxmQjFp Te8g== ARC-Authentication-Results: i=1; mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.b=UYDxRs1W; spf=neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) smtp.mailfrom=xen-devel-bounces@lists.xen.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from lists.xenproject.org (lists.xenproject.org. [192.237.175.120]) by mx.google.com with ESMTPS id g66si384987ite.33.2017.06.22.00.41.08 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 22 Jun 2017 00:41:09 -0700 (PDT) Received-SPF: neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) client-ip=192.237.175.120; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org header.b=UYDxRs1W; spf=neutral (google.com: 192.237.175.120 is neither permitted nor denied by best guess record for domain of xen-devel-bounces@lists.xen.org) smtp.mailfrom=xen-devel-bounces@lists.xen.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from localhost ([127.0.0.1] helo=lists.xenproject.org) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1dNwhn-0005M5-10; Thu, 22 Jun 2017 07:39:07 +0000 Received: from mail6.bemta6.messagelabs.com ([193.109.254.103]) by lists.xenproject.org with esmtp (Exim 4.84_2) (envelope-from ) id 1dNwhl-0005Lx-LP for xen-devel@lists.xenproject.org; Thu, 22 Jun 2017 07:39:05 +0000 Received: from [193.109.254.147] by server-11.bemta-6.messagelabs.com id F4/75-03587-9147B495; Thu, 22 Jun 2017 07:39:05 +0000 X-Brightmail-Tracker: H4sIAAAAAAAAA+NgFprPIsWRWlGSWpSXmKPExsXiVRtsqite4h1 pcLtR0eL7lslMDowehz9cYQlgjGLNzEvKr0hgzbgy9SZbwaOYiqbH/cwNjA26XYxcHEIC0xkl Ns46zNzFyMnBIjCPWeL+5hKQhIRAP6vE/3mTWEASEgJpEhdn9jNC2KUSVzZ8YAKxhQS0JI6em s0KMWkfk8SWuS+BGjg42ARMJGZ1SIDUiAgoSdxbNRmsnlkgVGLq3wdgM4UFIiQu3X7FDrFYVe LM+V9gNq+At8T+xY+hdslJ3DzXCXYcp4CPxIodC9kh9npL7DozmWUCo8ACRoZVjBrFqUVlqUW 6hhZ6SUWZ6RkluYmZObqGBmZ6uanFxYnpqTmJScV6yfm5mxiBgcUABDsYb24MOMQoycGkJMr7 P887UogvKT+lMiOxOCO+qDQntfgQowwHh5IEr3IxUE6wKDU9tSItMwcY4jBpCQ4eJRHeFpBW3 uKCxNzizHSI1ClGXY5JB7Z/YRJiycvPS5US5xUFmSEAUpRRmgc3AhZvlxhlpYR5GYGOEuIpSC 3KzSxBlX/FKM7BqCTMq18ENIUnM68EbtMroCOYgI54ccQD5IiSRISUVANjaUTKO9tzFu1/Lvz Tst1QwqnaxVx16/HeJblZTlNfrBT4+c/igcwJnjITpStPo5eG5N/xNj5d8FLuXJudbfx8//Y2 hx/OJq53GY8IfIw5sHXTLKVznSnqThGLPy5a/ztJovxw7rJneUcu5X6bbayW+ZPj+JfZvxj7s m66fxb43Xllnuu7D5O/KLEUZyQaajEXFScCADpW1xGyAgAA X-Env-Sender: bhupinder.thakur@linaro.org X-Msg-Ref: server-3.tower-27.messagelabs.com!1498117142!108617873!1 X-Originating-IP: [74.125.83.53] X-SpamReason: No, hits=0.0 required=7.0 tests= X-StarScan-Received: X-StarScan-Version: 9.4.19; banners=-,-,- X-VirusChecked: Checked Received: (qmail 27297 invoked from network); 22 Jun 2017 07:39:03 -0000 Received: from mail-pg0-f53.google.com (HELO mail-pg0-f53.google.com) (74.125.83.53) by server-3.tower-27.messagelabs.com with AES128-GCM-SHA256 encrypted SMTP; 22 Jun 2017 07:39:03 -0000 Received: by mail-pg0-f53.google.com with SMTP id 132so4595069pgb.2 for ; Thu, 22 Jun 2017 00:39:03 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=ergX24LkDyucmW8DNUkM0l5+x6mXgADMjGmtE43wGx8=; b=UYDxRs1WX3I4uZHA9yvMW6Nr6oqMPnwDn7Ks4xycx5GrYDdgpL+X8sOw5q+8RPITvR zxg9+2GO3fIAd2EiaCBAU12TdBGAXIoAI8uUDRXBK8g78N3VE9RfB0a+N6RW35gO2ivQ nelKI/qQ5h65H9BsMYLJW/fCpY482n06Hvxos= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=ergX24LkDyucmW8DNUkM0l5+x6mXgADMjGmtE43wGx8=; b=AQRAV2yqHBBQXuMQTL19DY7OWOHJbbSILZVQ92mnA0M7Y6wC3FF72JGJ2eJE+Hppb7 o8mRWuGKBgFqG78E9rf3f/HTLp3LsSx3YRNdlNeL0AlYPNJwy7EbebueHzTxNP3s8efX RM7+nXZsuu6+Dhh5d/TsHc5ZaEuNCM0DRwwNMjF1+j/5CEcvrDmOGK20GvCzNlJcjS/E cTQcQhy7zA70jAj2Qg6bcVmws6Pix/3RmKanUBHKBxbdKOboVFupavrwCC9uHMLjP6GC mye75D3yuKz+inMbmcGqNR15BCr0ydmKBXJpnCh7ul7ybfUIGr3+H/+2cVVlmB6glHWG rEMw== X-Gm-Message-State: AKS2vOxZd9fR6tx5JWmf5phlwKZtzP1i2kCRyBj+maVQfaE/ewGnCou6 hMAyRtEQcUDIH9WuSam0Sw== X-Received: by 10.84.231.9 with SMTP id f9mr1426242plk.5.1498117141598; Thu, 22 Jun 2017 00:39:01 -0700 (PDT) Received: from blr-ubuntu-linaro.wlan.qualcomm.com (blr-bdr-fw-01_globalnat_allzones-outside.qualcomm.com. [103.229.18.19]) by smtp.gmail.com with ESMTPSA id w69sm1883591pfk.107.2017.06.22.00.38.59 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 22 Jun 2017 00:39:01 -0700 (PDT) From: Bhupinder Thakur To: xen-devel@lists.xenproject.org Date: Thu, 22 Jun 2017 13:08:36 +0530 Message-Id: <1498117132-27139-2-git-send-email-bhupinder.thakur@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1498117132-27139-1-git-send-email-bhupinder.thakur@linaro.org> References: <1498117132-27139-1-git-send-email-bhupinder.thakur@linaro.org> Cc: Julien Grall , Stefano Stabellini Subject: [Xen-devel] [PATCH 01/17 v5] xen/arm: vpl011: Move vgic register access functions to vreg.h X-BeenThere: xen-devel@lists.xen.org X-Mailman-Version: 2.1.18 Precedence: list List-Id: Xen developer discussion List-Unsubscribe: , List-Post: List-Help: List-Subscribe: , MIME-Version: 1.0 Errors-To: xen-devel-bounces@lists.xen.org Sender: "Xen-devel" These functions are generic in nature and can be reused by other emulation code in Xen. vGICv3 ITS and SBSA UART emulation code, would use these functions to operate on their registers. This patch moves the register access function definitions from vgic.h to vreg.h. Signed-off-by: Bhupinder Thakur Acked-by: Julien Grall --- CC: Stefano Stabellini CC: Julien Grall Changes since v3: - Moved the macro call VGIC_REG_HELPERS to vreg.h from vgic.h. xen/include/asm-arm/vgic.h | 111 +-------------------------------------------- xen/include/asm-arm/vreg.h | 110 ++++++++++++++++++++++++++++++++++++++++++++ 2 files changed, 111 insertions(+), 110 deletions(-) diff --git a/xen/include/asm-arm/vgic.h b/xen/include/asm-arm/vgic.h index 9ff713c..d4ed23d 100644 --- a/xen/include/asm-arm/vgic.h +++ b/xen/include/asm-arm/vgic.h @@ -20,6 +20,7 @@ #include #include +#include struct pending_irq { @@ -182,116 +183,6 @@ static inline int REG_RANK_NR(int b, uint32_t n) } } -#define VGIC_REG_MASK(size) ((~0UL) >> (BITS_PER_LONG - ((1 << (size)) * 8))) - -/* - * The check on the size supported by the register has to be done by - * the caller of vgic_regN_*. - * - * vgic_reg_* should never be called directly. Instead use the vgic_regN_* - * according to size of the emulated register - * - * Note that the alignment fault will always be taken in the guest - * (see B3.12.7 DDI0406.b). - */ -static inline register_t vgic_reg_extract(unsigned long reg, - unsigned int offset, - enum dabt_size size) -{ - reg >>= 8 * offset; - reg &= VGIC_REG_MASK(size); - - return reg; -} - -static inline void vgic_reg_update(unsigned long *reg, register_t val, - unsigned int offset, - enum dabt_size size) -{ - unsigned long mask = VGIC_REG_MASK(size); - int shift = offset * 8; - - *reg &= ~(mask << shift); - *reg |= ((unsigned long)val & mask) << shift; -} - -static inline void vgic_reg_setbits(unsigned long *reg, register_t bits, - unsigned int offset, - enum dabt_size size) -{ - unsigned long mask = VGIC_REG_MASK(size); - int shift = offset * 8; - - *reg |= ((unsigned long)bits & mask) << shift; -} - -static inline void vgic_reg_clearbits(unsigned long *reg, register_t bits, - unsigned int offset, - enum dabt_size size) -{ - unsigned long mask = VGIC_REG_MASK(size); - int shift = offset * 8; - - *reg &= ~(((unsigned long)bits & mask) << shift); -} - -/* N-bit register helpers */ -#define VGIC_REG_HELPERS(sz, offmask) \ -static inline register_t vgic_reg##sz##_extract(uint##sz##_t reg, \ - const mmio_info_t *info)\ -{ \ - return vgic_reg_extract(reg, info->gpa & offmask, \ - info->dabt.size); \ -} \ - \ -static inline void vgic_reg##sz##_update(uint##sz##_t *reg, \ - register_t val, \ - const mmio_info_t *info) \ -{ \ - unsigned long tmp = *reg; \ - \ - vgic_reg_update(&tmp, val, info->gpa & offmask, \ - info->dabt.size); \ - \ - *reg = tmp; \ -} \ - \ -static inline void vgic_reg##sz##_setbits(uint##sz##_t *reg, \ - register_t bits, \ - const mmio_info_t *info) \ -{ \ - unsigned long tmp = *reg; \ - \ - vgic_reg_setbits(&tmp, bits, info->gpa & offmask, \ - info->dabt.size); \ - \ - *reg = tmp; \ -} \ - \ -static inline void vgic_reg##sz##_clearbits(uint##sz##_t *reg, \ - register_t bits, \ - const mmio_info_t *info) \ -{ \ - unsigned long tmp = *reg; \ - \ - vgic_reg_clearbits(&tmp, bits, info->gpa & offmask, \ - info->dabt.size); \ - \ - *reg = tmp; \ -} - -/* - * 64 bits registers are only supported on platform with 64-bit long. - * This is also allow us to optimize the 32 bit case by using - * unsigned long rather than uint64_t - */ -#if BITS_PER_LONG == 64 -VGIC_REG_HELPERS(64, 0x7); -#endif -VGIC_REG_HELPERS(32, 0x3); - -#undef VGIC_REG_HELPERS - enum gic_sgi_mode; /* diff --git a/xen/include/asm-arm/vreg.h b/xen/include/asm-arm/vreg.h index ed2bd6f..348584f 100644 --- a/xen/include/asm-arm/vreg.h +++ b/xen/include/asm-arm/vreg.h @@ -107,4 +107,114 @@ static inline bool vreg_emulate_sysreg64(struct cpu_user_regs *regs, union hsr h #endif +#define VGIC_REG_MASK(size) ((~0UL) >> (BITS_PER_LONG - ((1 << (size)) * 8))) + +/* + * The check on the size supported by the register has to be done by + * the caller of vgic_regN_*. + * + * vgic_reg_* should never be called directly. Instead use the vgic_regN_* + * according to size of the emulated register + * + * Note that the alignment fault will always be taken in the guest + * (see B3.12.7 DDI0406.b). + */ +static inline register_t vgic_reg_extract(unsigned long reg, + unsigned int offset, + enum dabt_size size) +{ + reg >>= 8 * offset; + reg &= VGIC_REG_MASK(size); + + return reg; +} + +static inline void vgic_reg_update(unsigned long *reg, register_t val, + unsigned int offset, + enum dabt_size size) +{ + unsigned long mask = VGIC_REG_MASK(size); + int shift = offset * 8; + + *reg &= ~(mask << shift); + *reg |= ((unsigned long)val & mask) << shift; +} + +static inline void vgic_reg_setbits(unsigned long *reg, register_t bits, + unsigned int offset, + enum dabt_size size) +{ + unsigned long mask = VGIC_REG_MASK(size); + int shift = offset * 8; + + *reg |= ((unsigned long)bits & mask) << shift; +} + +static inline void vgic_reg_clearbits(unsigned long *reg, register_t bits, + unsigned int offset, + enum dabt_size size) +{ + unsigned long mask = VGIC_REG_MASK(size); + int shift = offset * 8; + + *reg &= ~(((unsigned long)bits & mask) << shift); +} + +/* N-bit register helpers */ +#define VGIC_REG_HELPERS(sz, offmask) \ +static inline register_t vgic_reg##sz##_extract(uint##sz##_t reg, \ + const mmio_info_t *info)\ +{ \ + return vgic_reg_extract(reg, info->gpa & offmask, \ + info->dabt.size); \ +} \ + \ +static inline void vgic_reg##sz##_update(uint##sz##_t *reg, \ + register_t val, \ + const mmio_info_t *info) \ +{ \ + unsigned long tmp = *reg; \ + \ + vgic_reg_update(&tmp, val, info->gpa & offmask, \ + info->dabt.size); \ + \ + *reg = tmp; \ +} \ + \ +static inline void vgic_reg##sz##_setbits(uint##sz##_t *reg, \ + register_t bits, \ + const mmio_info_t *info) \ +{ \ + unsigned long tmp = *reg; \ + \ + vgic_reg_setbits(&tmp, bits, info->gpa & offmask, \ + info->dabt.size); \ + \ + *reg = tmp; \ +} \ + \ +static inline void vgic_reg##sz##_clearbits(uint##sz##_t *reg, \ + register_t bits, \ + const mmio_info_t *info) \ +{ \ + unsigned long tmp = *reg; \ + \ + vgic_reg_clearbits(&tmp, bits, info->gpa & offmask, \ + info->dabt.size); \ + \ + *reg = tmp; \ +} + +/* + * 64 bits registers are only supported on platform with 64-bit long. + * This is also allow us to optimize the 32 bit case by using + * unsigned long rather than uint64_t + */ +#if BITS_PER_LONG == 64 +VGIC_REG_HELPERS(64, 0x7); +#endif +VGIC_REG_HELPERS(32, 0x3); + +#undef VGIC_REG_HELPERS + #endif /* __ASM_ARM_VREG__ */