From patchwork Wed Apr 3 19:39:18 2024 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Adhemerval Zanella X-Patchwork-Id: 785443 Delivered-To: patch@linaro.org Received: by 2002:adf:f001:0:b0:33e:7753:30bd with SMTP id j1csp488134wro; Wed, 3 Apr 2024 12:40:42 -0700 (PDT) X-Forwarded-Encrypted: i=3; AJvYcCXJW5pMyGss7YU57rtwTvWW6bV8rhlRg+hZ9FhZVbzxnK9wsCavQNL2PoUKG6mTUElqNKkqP5YCH1LuEQm0a4TC X-Google-Smtp-Source: AGHT+IFQnlEAzpiAUUBQFQWLnJXzQ0/w1/xD6AuJ5seVgV/OTmDJSJGy3CGC3jktgdJrgiEHx5g3 X-Received: by 2002:a05:622a:50e:b0:432:d61c:7fb with SMTP id l14-20020a05622a050e00b00432d61c07fbmr338191qtx.40.1712173241831; Wed, 03 Apr 2024 12:40:41 -0700 (PDT) ARC-Seal: i=2; a=rsa-sha256; t=1712173241; cv=pass; d=google.com; s=arc-20160816; b=YX/+AdegbZ4ZBSUMSaodPf4UFOwAdH/Pw4rOEkYkwjsOYBT7V0evps2+P/xFyKzidp OCfHPiEJrWlJvZAGJe/EId4K5+byqkatL5WnqnmcpxKomze1cQ0wgmfDpQtF63JrKksM HIkdLfDmcC8jI9bMCmfgj3LMbC7DH3JQ56oAlaNkpZTLsEMhvyWWufRCn4H2wQIiwQBx 8dAcBhURb0Wz27mhIgxUnAKo52Q0bzLvwrx9t94SiahAnU6Rv4Vb1vTKleKlorQ5NnoB CYaX3K2S1+6XTkrKEm5swcUlN+9Q+MSIqGa9QjAqa6p7dpn7EM8bM7Juv5t/L2b+a6FQ HxMQ== ARC-Message-Signature: i=2; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=errors-to:list-subscribe:list-help:list-post:list-archive :list-unsubscribe:list-id:precedence:content-transfer-encoding :mime-version:references:in-reply-to:message-id:date:subject:cc:to :from:dkim-signature:arc-filter:dmarc-filter:delivered-to; bh=8ZNgjr1t7TTK5UiEQ+v3YKR+IwDw5RBXhg+kQOrH/fg=; fh=KP2b6Xevy4WN6sbaS3DtpYPAAu+QOedBiSBb+xiTlZ8=; b=YFpV5jWJFuflZ3WweN+4dSlP2LgEZrL5EdVQGFhA7l4/wK2DDpRW7e4h8Jg6BR+Bfu 2EkAoaPcfMsSpH6f0lR1U5qy81ZcDXILzc5CRzvnUJfLMkSqrx4ow1cJZg3h6nMSQLvx +NsgIuuhlTEWWB1FF2Z7Wrt1VzfK+6lwDH2CoJX4L9I1TpkL2GbbsG7UTbJIiSLdQ2ld VmJAuswJ4QYOUvsz/O22dQdKMwXW6F3rswSiHOpTGL2IdQJ/ToIxFJ1zWY2vjAGQMMBE vJFoywUusVqTcQezWm5OKd085vCtcXnVd2TV3evkYJIEVeY7+6GZ4JuYaQz7q3ZY4CnW 5rCQ==; dara=google.com ARC-Authentication-Results: i=2; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Dj1awJe6; arc=pass (i=1); spf=pass (google.com: domain of libc-alpha-bounces+patch=linaro.org@sourceware.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="libc-alpha-bounces+patch=linaro.org@sourceware.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from server2.sourceware.org (server2.sourceware.org. [8.43.85.97]) by mx.google.com with ESMTPS id f15-20020ac87f0f000000b00432e7ad9291si8382542qtk.353.2024.04.03.12.40.41 for (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Apr 2024 12:40:41 -0700 (PDT) Received-SPF: pass (google.com: domain of libc-alpha-bounces+patch=linaro.org@sourceware.org designates 8.43.85.97 as permitted sender) client-ip=8.43.85.97; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Dj1awJe6; arc=pass (i=1); spf=pass (google.com: domain of libc-alpha-bounces+patch=linaro.org@sourceware.org designates 8.43.85.97 as permitted sender) smtp.mailfrom="libc-alpha-bounces+patch=linaro.org@sourceware.org"; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: from server2.sourceware.org (localhost [IPv6:::1]) by sourceware.org (Postfix) with ESMTP id 6159338460B4 for ; Wed, 3 Apr 2024 19:40:41 +0000 (GMT) X-Original-To: libc-alpha@sourceware.org Delivered-To: libc-alpha@sourceware.org Received: from mail-pf1-x431.google.com (mail-pf1-x431.google.com [IPv6:2607:f8b0:4864:20::431]) by sourceware.org (Postfix) with ESMTPS id F09B13846410 for ; Wed, 3 Apr 2024 19:39:29 +0000 (GMT) DMARC-Filter: OpenDMARC Filter v1.4.2 sourceware.org F09B13846410 Authentication-Results: sourceware.org; dmarc=pass (p=none dis=none) header.from=linaro.org Authentication-Results: sourceware.org; spf=pass smtp.mailfrom=linaro.org ARC-Filter: OpenARC Filter v1.0.0 sourceware.org F09B13846410 Authentication-Results: server2.sourceware.org; arc=none smtp.remote-ip=2607:f8b0:4864:20::431 ARC-Seal: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1712173173; cv=none; b=Bfz00TWCBRgfnkYEWkwW5Zfqdd5xwsUQQm7ghIwjfnFWQh5FCZDJYTno2rtGKRJzETf1+TnyVrrll0fCmMUr4KtNhooeL+dGrJ3/yVdcLDw/bwCCI0KwqXW0avzyAvQehhU9o4v6ye01PjBvSK0uO6jdRiats4WUURAVFfLhOQQ= ARC-Message-Signature: i=1; a=rsa-sha256; d=sourceware.org; s=key; t=1712173173; c=relaxed/simple; bh=2GAtR8P5ATs+MuoMAqMWBJZgLUA2KCbeCs31rwRGXH0=; h=DKIM-Signature:From:To:Subject:Date:Message-Id:MIME-Version; b=aR40ZSm7ZHF24FXmCz6mRzuk7d3Dw70ht8RiFxhAaTGEtFPEXHMjrYr4XFO05lJUYugzCK6zumvQ8ShPoUMImJlwzGnR1+Iuwaf1OT37M/EOusAPWUjT3UBPMKbXc/4Zd0hEpul+wwoKbEEg+pXm0oLUgy+NPF9j++GoRV4M6zk= ARC-Authentication-Results: i=1; server2.sourceware.org Received: by mail-pf1-x431.google.com with SMTP id d2e1a72fcca58-6e6ca2ac094so186848b3a.0 for ; Wed, 03 Apr 2024 12:39:29 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; t=1712173168; x=1712777968; darn=sourceware.org; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:from:to:cc:subject:date :message-id:reply-to; bh=8ZNgjr1t7TTK5UiEQ+v3YKR+IwDw5RBXhg+kQOrH/fg=; b=Dj1awJe6CTs7KhUV4HuFZGeUOG/gwTc3H/17X8ghDKLTnC06YxcOCNfrL1aWMpspS7 9nZ/r2ezQ2DAMoTjvX7bNLl4H8MQaGoPJW5zZHrm6OYTwQAB81bqDuIQFAMrlMHvd0NN mPTP7oykzs70BzHM9OX6Fg1My6qqO6jZL/TQcJXVdMpUMD6GB6GhAO4njUWJrKjSUY8j KRFw9kF943fhgOw8Robwvd0VMzcPok5ddvz95gzsVOWGnJZSJ37qDSl6KP09DE1eX951 y4Z8CPMDre8BFo1gTn7xaNgD/ordwEal/TxzerdW86LoI4VlRW84MLkDJpFtJVvfTkWi l43g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20230601; t=1712173168; x=1712777968; h=content-transfer-encoding:mime-version:references:in-reply-to :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc :subject:date:message-id:reply-to; bh=8ZNgjr1t7TTK5UiEQ+v3YKR+IwDw5RBXhg+kQOrH/fg=; b=gnm9Dqfzyuai/dI+TlHLalTEZgCsug/WhTTar54rL3B5++3G5hfGWX2IiOdXIGxXqU IAKpa4v40YBT2ZumxUw2cqllqgkyMUcVql46tWUfXusmegke4CJpehl0KOT4XRAKFUqa krvrpbF8UlAhMwmFHIOqklBr4yyFxCGSrJywEfpADEDei1pWpplS3QZLZtQ17vsqTPLY VglhIJtORvzR48GLdzdRhICmY0ZNr+ywtbVFZVVRdbP4JaIAhR4g7CGDrv/d8e0O97O5 3MDgC+nAo2qaWVS99oTOBRP/fBALswQ21XifOowPWTQn2Q/N4k/UrVA3l4aWd99yQwnO aFXw== X-Gm-Message-State: AOJu0Yw03vuS03/TGKocru0BVW9HuuYgTlkIiqXo/KssnVWRdn8ZAvtn EhljYGH6bjInJYgCM7ldqYu88TY/SpKCW2QhT0wmcDEZxgl8Q5WAK8cQNE4wSH58z7ft9Z3FXHU + X-Received: by 2002:a05:6a00:2182:b0:6ea:914e:a108 with SMTP id h2-20020a056a00218200b006ea914ea108mr533684pfi.12.1712173168152; Wed, 03 Apr 2024 12:39:28 -0700 (PDT) Received: from mandiga.. ([2804:1b3:a7c3:b18e:82b0:6301:7f28:5bcc]) by smtp.gmail.com with ESMTPSA id fd30-20020a056a002e9e00b006eaf43b5982sm8913535pfb.108.2024.04.03.12.39.26 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 03 Apr 2024 12:39:27 -0700 (PDT) From: Adhemerval Zanella To: libc-alpha@sourceware.org Cc: "H . J . Lu" , Joseph Myers Subject: [PATCH 2/3] math: math: x86 floor traps when FE_INEXACT is enabled (BZ 31601) Date: Wed, 3 Apr 2024 16:39:18 -0300 Message-Id: <20240403193919.1533786-3-adhemerval.zanella@linaro.org> X-Mailer: git-send-email 2.34.1 In-Reply-To: <20240403193919.1533786-1-adhemerval.zanella@linaro.org> References: <20240403193919.1533786-1-adhemerval.zanella@linaro.org> MIME-Version: 1.0 X-Spam-Status: No, score=-12.3 required=5.0 tests=BAYES_00, DKIM_SIGNED, DKIM_VALID, DKIM_VALID_AU, DKIM_VALID_EF, GIT_PATCH_0, KAM_SHORT, RCVD_IN_DNSWL_NONE, SPF_HELO_NONE, SPF_PASS, TXREP autolearn=ham autolearn_force=no version=3.4.6 X-Spam-Checker-Version: SpamAssassin 3.4.6 (2021-04-09) on server2.sourceware.org X-BeenThere: libc-alpha@sourceware.org X-Mailman-Version: 2.1.30 Precedence: list List-Id: Libc-alpha mailing list List-Unsubscribe: , List-Archive: List-Post: List-Help: List-Subscribe: , Errors-To: libc-alpha-bounces+patch=linaro.org@sourceware.org The implementations of floor functions using x87 floating point (i386 and 86_64 long double only) traps when FE_INEXACT is enabled. Although this is a GNU extension outside the scope of the C standard, other architectures that also support traps do not show this behavior. The fix moves the implementation to a common one that holds any exceptions with a 'fnclex' (libc_feholdexcept_setround_387). Checked on x86_64-linux-gnu and i686-linux-gnu. Reviewed-by: H.J. Lu --- math/Makefile | 2 ++ math/test-floor-except-2.c | 67 +++++++++++++++++++++++++++++++++++ sysdeps/i386/fpu/s_floor.S | 34 ------------------ sysdeps/i386/fpu/s_floor.c | 25 +++++++++++++ sysdeps/i386/fpu/s_floorf.S | 34 ------------------ sysdeps/i386/fpu/s_floorf.c | 25 +++++++++++++ sysdeps/i386/fpu/s_floorl.S | 39 -------------------- sysdeps/x86/fpu/s_floorl.c | 25 +++++++++++++ sysdeps/x86_64/fpu/s_floorl.S | 33 ----------------- 9 files changed, 144 insertions(+), 140 deletions(-) create mode 100644 math/test-floor-except-2.c delete mode 100644 sysdeps/i386/fpu/s_floor.S create mode 100644 sysdeps/i386/fpu/s_floor.c delete mode 100644 sysdeps/i386/fpu/s_floorf.S create mode 100644 sysdeps/i386/fpu/s_floorf.c delete mode 100644 sysdeps/i386/fpu/s_floorl.S create mode 100644 sysdeps/x86/fpu/s_floorl.c delete mode 100644 sysdeps/x86_64/fpu/s_floorl.S diff --git a/math/Makefile b/math/Makefile index d2a740eebe..121fe2881a 100644 --- a/math/Makefile +++ b/math/Makefile @@ -511,6 +511,7 @@ tests = \ test-fetestexceptflag \ test-fexcept \ test-fexcept-traps \ + test-floor-except-2 \ test-flt-eval-method \ test-fp-ilogb-constants \ test-fp-llogb-constants \ @@ -991,6 +992,7 @@ CFLAGS-test-fe-snans-always-signal.c += $(config-cflags-signaling-nans) CFLAGS-test-nan-const.c += -fno-builtin CFLAGS-test-ceil-except-2.c += -fno-builtin +CFLAGS-test-floor-except-2.c += -fno-builtin include ../Rules diff --git a/math/test-floor-except-2.c b/math/test-floor-except-2.c new file mode 100644 index 0000000000..d99e835909 --- /dev/null +++ b/math/test-floor-except-2.c @@ -0,0 +1,67 @@ +/* Test floor functions do not disable exception traps. + Copyright (C) 2024 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include +#include +#include + +#ifndef FE_INEXACT +# define FE_INEXACT 0 +#endif + +#define TEST_FUNC(NAME, FLOAT, SUFFIX) \ +static int \ +NAME (void) \ +{ \ + int result = 0; \ + volatile FLOAT a, b __attribute__ ((unused)); \ + a = 1.5; \ + /* floor must work when traps on "inexact" are enabled. */ \ + b = floor ## SUFFIX (a); \ + /* And it must have left those traps enabled. */ \ + if (fegetexcept () == FE_INEXACT) \ + puts ("PASS: " #FLOAT); \ + else \ + { \ + puts ("FAIL: " #FLOAT); \ + result = 1; \ + } \ + return result; \ +} + +TEST_FUNC (float_test, float, f) +TEST_FUNC (double_test, double, ) +TEST_FUNC (ldouble_test, long double, l) + +static int +do_test (void) +{ + if (feenableexcept (FE_INEXACT) == -1) + { + puts ("enabling FE_INEXACT traps failed, cannot test"); + return 77; + } + int result = float_test (); + feenableexcept (FE_INEXACT); + result |= double_test (); + feenableexcept (FE_INEXACT); + result |= ldouble_test (); + return result; +} + +#include diff --git a/sysdeps/i386/fpu/s_floor.S b/sysdeps/i386/fpu/s_floor.S deleted file mode 100644 index 7143fdcc9a..0000000000 --- a/sysdeps/i386/fpu/s_floor.S +++ /dev/null @@ -1,34 +0,0 @@ -/* - * Public domain. - */ - -#include -#include - -RCSID("$NetBSD: s_floor.S,v 1.4 1995/05/09 00:01:59 jtc Exp $") - -ENTRY(__floor) - fldl 4(%esp) - subl $32,%esp - cfi_adjust_cfa_offset (32) - - fnstenv 4(%esp) /* store fpu environment */ - - /* We use here %edx although only the low 1 bits are defined. - But none of the operations should care and they are faster - than the 16 bit operations. */ - movl $0x400,%edx /* round towards -oo */ - orl 4(%esp),%edx - andl $0xf7ff,%edx - movl %edx,(%esp) - fldcw (%esp) /* load modified control word */ - - frndint /* round */ - - fldenv 4(%esp) /* restore original environment */ - - addl $32,%esp - cfi_adjust_cfa_offset (-32) - ret -END (__floor) -libm_alias_double (__floor, floor) diff --git a/sysdeps/i386/fpu/s_floor.c b/sysdeps/i386/fpu/s_floor.c new file mode 100644 index 0000000000..cc50e33b59 --- /dev/null +++ b/sysdeps/i386/fpu/s_floor.c @@ -0,0 +1,25 @@ +/* Return smallest integral value not less than argument. i386 version. + Copyright (C) 2024 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#define FUNC __floor +#define TYPE double +#define FE_OPTION FE_DOWNWARD +#include "s_nearestint_387_template.c" +libm_alias_double (__floor, floor) diff --git a/sysdeps/i386/fpu/s_floorf.S b/sysdeps/i386/fpu/s_floorf.S deleted file mode 100644 index 8fad9c0698..0000000000 --- a/sysdeps/i386/fpu/s_floorf.S +++ /dev/null @@ -1,34 +0,0 @@ -/* - * Public domain. - */ - -#include -#include - -RCSID("$NetBSD: s_floorf.S,v 1.3 1995/05/09 00:04:32 jtc Exp $") - -ENTRY(__floorf) - flds 4(%esp) - subl $32,%esp - cfi_adjust_cfa_offset (32) - - fnstenv 4(%esp) /* store fpu environment */ - - /* We use here %edx although only the low 1 bits are defined. - But none of the operations should care and they are faster - than the 16 bit operations. */ - movl $0x400,%edx /* round towards -oo */ - orl 4(%esp),%edx - andl $0xf7ff,%edx - movl %edx,(%esp) - fldcw (%esp) /* load modified control word */ - - frndint /* round */ - - fldenv 4(%esp) /* restore original environment */ - - addl $32,%esp - cfi_adjust_cfa_offset (-32) - ret -END (__floorf) -libm_alias_float (__floor, floor) diff --git a/sysdeps/i386/fpu/s_floorf.c b/sysdeps/i386/fpu/s_floorf.c new file mode 100644 index 0000000000..fa9454e56b --- /dev/null +++ b/sysdeps/i386/fpu/s_floorf.c @@ -0,0 +1,25 @@ +/* Largest integral value not greater than argument i386 version. + Copyright (C) 2024 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#define FUNC __floorf +#define TYPE float +#define FE_OPTION FE_DOWNWARD +#include "s_nearestint_387_template.c" +libm_alias_float (__floor, floor) diff --git a/sysdeps/i386/fpu/s_floorl.S b/sysdeps/i386/fpu/s_floorl.S deleted file mode 100644 index 3ec28b477b..0000000000 --- a/sysdeps/i386/fpu/s_floorl.S +++ /dev/null @@ -1,39 +0,0 @@ -/* - * Public domain. - */ - -#include -#include - -RCSID("$NetBSD: $") - -ENTRY(__floorl) - fldt 4(%esp) - subl $32,%esp - cfi_adjust_cfa_offset (32) - - fnstenv 4(%esp) /* store fpu environment */ - - /* We use here %edx although only the low 1 bits are defined. - But none of the operations should care and they are faster - than the 16 bit operations. */ - movl $0x400,%edx /* round towards -oo */ - orl 4(%esp),%edx - andl $0xf7ff,%edx - movl %edx,(%esp) - fldcw (%esp) /* load modified control word */ - - frndint /* round */ - - /* Preserve "invalid" exceptions from sNaN input. */ - fnstsw - andl $0x1, %eax - orl %eax, 8(%esp) - - fldenv 4(%esp) /* restore original environment */ - - addl $32,%esp - cfi_adjust_cfa_offset (-32) - ret -END (__floorl) -libm_alias_ldouble (__floor, floor) diff --git a/sysdeps/x86/fpu/s_floorl.c b/sysdeps/x86/fpu/s_floorl.c new file mode 100644 index 0000000000..9c92d33fbe --- /dev/null +++ b/sysdeps/x86/fpu/s_floorl.c @@ -0,0 +1,25 @@ +/* Return largest integral value not less than argument. x86 version. + Copyright (C) 2024 Free Software Foundation, Inc. + This file is part of the GNU C Library. + + The GNU C Library is free software; you can redistribute it and/or + modify it under the terms of the GNU Lesser General Public + License as published by the Free Software Foundation; either + version 2.1 of the License, or (at your option) any later version. + + The GNU C Library is distributed in the hope that it will be useful, + but WITHOUT ANY WARRANTY; without even the implied warranty of + MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU + Lesser General Public License for more details. + + You should have received a copy of the GNU Lesser General Public + License along with the GNU C Library; if not, see + . */ + +#include + +#define FUNC __floorl +#define TYPE long double +#define FE_OPTION FE_DOWNWARD +#include "s_nearestint_387_template.c" +libm_alias_ldouble (__floor, floor) diff --git a/sysdeps/x86_64/fpu/s_floorl.S b/sysdeps/x86_64/fpu/s_floorl.S deleted file mode 100644 index b74d1a4d6b..0000000000 --- a/sysdeps/x86_64/fpu/s_floorl.S +++ /dev/null @@ -1,33 +0,0 @@ -/* - * Public domain. - */ - -#include -#include - -ENTRY(__floorl) - fldt 8(%rsp) - - fnstenv -28(%rsp) /* store fpu environment */ - - /* We use here %edx although only the low 1 bits are defined. - But none of the operations should care and they are faster - than the 16 bit operations. */ - movl $0x400,%edx /* round towards -oo */ - orl -28(%rsp),%edx - andl $0xf7ff,%edx - movl %edx,-32(%rsp) - fldcw -32(%rsp) /* load modified control word */ - - frndint /* round */ - - /* Preserve "invalid" exceptions from sNaN input. */ - fnstsw - andl $0x1, %eax - orl %eax, -24(%rsp) - - fldenv -28(%rsp) /* restore original environment */ - - ret -END (__floorl) -libm_alias_ldouble (__floor, floor)