From patchwork Thu May 22 15:18:17 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 30637 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ig0-f200.google.com (mail-ig0-f200.google.com [209.85.213.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 653C120369 for ; Thu, 22 May 2014 15:20:24 +0000 (UTC) Received: by mail-ig0-f200.google.com with SMTP id uy17sf10035339igb.3 for ; Thu, 22 May 2014 08:20:23 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=2Fg5U+I4zEB3nEz2a3zVilMS1agZ1k4VwJA2fylGlM4=; b=lySvrc6runtyR4QD4jTUTi7cjqQrzaEy4IjiVCVgMKgh7ga0cdNvEUR+ojaz4u82cd mTT3Vhar9+BLLyOlUU7BnYixqhOky48JS06quudX4+TA7Yvh1TGLFBnkWhekqbNCA6pA FZNH+N02XBewG2/ym1FPN0oIjeJOWUKbbqPxRgwQvkNa8DwJLj+WV3kaSKuvNL/LsJ44 pIOLZcEy04SUTqXpk2rQHZxem3TCfG88UzeRyQlFiG0DofbGX/5x4Cbc+4jZ5pHpS0E3 E1M8PJse+7Kod0z9D6vLgm2u2XirFgRA1IO+ZiRWT+u3iB0fJV6keSr2/N1zthYkF/AF mIaA== X-Gm-Message-State: ALoCoQmVs/bjl3QGWhV5cNYq787BWvd7fEScmbmObQfD05Vtb7aXfzowWNyH10m66xtk2H+1glbf X-Received: by 10.182.86.5 with SMTP id l5mr1719700obz.32.1400772023834; Thu, 22 May 2014 08:20:23 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.88.5 with SMTP id s5ls1308604qgd.75.gmail; Thu, 22 May 2014 08:20:23 -0700 (PDT) X-Received: by 10.58.207.74 with SMTP id lu10mr49485790vec.15.1400772023745; Thu, 22 May 2014 08:20:23 -0700 (PDT) Received: from mail-ve0-f181.google.com (mail-ve0-f181.google.com [209.85.128.181]) by mx.google.com with ESMTPS id n6si68813vcf.72.2014.05.22.08.20.23 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 22 May 2014 08:20:23 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.181 as permitted sender) client-ip=209.85.128.181; Received: by mail-ve0-f181.google.com with SMTP id pa12so4554050veb.26 for ; Thu, 22 May 2014 08:20:23 -0700 (PDT) X-Received: by 10.53.13.133 with SMTP id ey5mr13931840vdd.8.1400772023658; Thu, 22 May 2014 08:20:23 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.220.221.72 with SMTP id ib8csp207888vcb; Thu, 22 May 2014 08:20:23 -0700 (PDT) X-Received: by 10.67.4.195 with SMTP id cg3mr68265674pad.21.1400772022946; Thu, 22 May 2014 08:20:22 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id xq1si132250pbb.128.2014.05.22.08.20.22; Thu, 22 May 2014 08:20:22 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751033AbaEVPUU (ORCPT + 8 others); Thu, 22 May 2014 11:20:20 -0400 Received: from mail-we0-f172.google.com ([74.125.82.172]:39121 "EHLO mail-we0-f172.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752038AbaEVPSs (ORCPT ); Thu, 22 May 2014 11:18:48 -0400 Received: by mail-we0-f172.google.com with SMTP id k48so3633908wev.31 for ; Thu, 22 May 2014 08:18:46 -0700 (PDT) X-Received: by 10.194.71.164 with SMTP id w4mr51464888wju.0.1400771926861; Thu, 22 May 2014 08:18:46 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id dk4sm848205wib.14.2014.05.22.08.18.45 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 22 May 2014 08:18:46 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com, chris@printf.net, ulf.hansson@linaro.org Cc: peter.griffin@linaro.org, kernel@stlinux.com, lee.jones@linaro.org, linux-mmc@vger.kernel.org, devicetree@vger.kernel.org, Giuseppe Cavallaro Subject: [PATCH 3/8] ARM: STi: DT: Add sdhci pins for stih416 Date: Thu, 22 May 2014 16:18:17 +0100 Message-Id: <1400771902-26553-4-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1400771902-26553-1-git-send-email-peter.griffin@linaro.org> References: <1400771902-26553-1-git-send-email-peter.griffin@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.128.181 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This adds the required pin config for both SDHCI controllers on the stih416 SoC. Signed-off-by: Peter Griffin Signed-off-by: Giuseppe Cavallaro Acked-by: Maxime Coquelin Acked-by: Lee Jones --- arch/arm/boot/dts/stih416-pinctrl.dtsi | 39 ++++++++++++++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/arch/arm/boot/dts/stih416-pinctrl.dtsi b/arch/arm/boot/dts/stih416-pinctrl.dtsi index 6252188..140af6b 100644 --- a/arch/arm/boot/dts/stih416-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih416-pinctrl.dtsi @@ -467,6 +467,45 @@ }; }; }; + + mmc0 { + pinctrl_mmc0: mmc0 { + st,pins { + mmcclk = <&PIO13 4 ALT4 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO14 4 ALT4 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 5 ALT4 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 6 ALT4 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 7 ALT4 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 1 ALT4 BIDIR_PU BYPASS 0>; + wp = <&PIO15 3 ALT4 IN>; + data4 = <&PIO16 4 ALT4 BIDIR_PU BYPASS 0>; + data5 = <&PIO16 5 ALT4 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 6 ALT4 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 7 ALT4 BIDIR_PU BYPASS 0>; + pwr = <&PIO17 1 ALT4 OUT>; + cd = <&PIO17 2 ALT4 IN>; + led = <&PIO17 3 ALT4 OUT>; + }; + }; + }; + mmc1 { + pinctrl_mmc1: mmc1 { + st,pins { + mmcclk = <&PIO15 0 ALT3 BIDIR_PU NICLK 0 CLK_B>; + data0 = <&PIO13 7 ALT3 BIDIR_PU BYPASS 0>; + data1 = <&PIO14 1 ALT3 BIDIR_PU BYPASS 0>; + data2 = <&PIO14 2 ALT3 BIDIR_PU BYPASS 0>; + data3 = <&PIO14 3 ALT3 BIDIR_PU BYPASS 0>; + cmd = <&PIO15 4 ALT3 BIDIR_PU BYPASS 0>; + data4 = <&PIO15 6 ALT3 BIDIR_PU BYPASS 0>; + data5 = <&PIO15 7 ALT3 BIDIR_PU BYPASS 0>; + data6 = <&PIO16 0 ALT3 BIDIR_PU BYPASS 0>; + data7 = <&PIO16 1 ALT3 BIDIR_PU BYPASS 0>; + pwr = <&PIO16 2 ALT3 OUT>; + nreset = <&PIO13 6 ALT3 OUT>; + }; + }; + }; }; pin-controller-fvdp-fe {